1.8V/2.5V CML 12.5 Gbps Programmable Pre-Emphasis Copper/Cable Driver with Selectable Equalizer Receiver

Multi-Level Inputs w/ Internal Termination

Description

The NB7VPQ16M is a high performance single channel programmable Pre–Emphasis CML Driver with a selectable Equalizer Receiver that operates up to 14 Gbps typical with a 1.8 V or 2.5 V power supply. When placed in series with a Data/Clock path, the NB7VPQ16M inputs will compensate the degraded signal transmitted across a FR4 PCB backplane or cable interconnect. Therefore, the serial data rate is increased by reducing Inter–Symbol Interference (ISI) caused by losses in copper interconnect or long cables.

The Pre-Emphasis buffer is controlled using a serial bus via the Serial Data In (SDIN) and Serial Clock In (SCLKIN) control inputs and contains circuitry which provides sixteen programmable Pre-Emphasis settings to select the optimal output compensation level.

These selectable output levels will handle various backplane lengths and cable lines. The first four SDIN bits (D3:D0) will digitally select 0 dB through 12 dB typical of de-emphasis (see Table 1).

For cascaded applications, the shifted SDIN and SCLKIN signals are presented at the SDOUT and SCLKOUT pins.

The 5th-bit (LSB) of the serial data bits allows for enabling the equalization function of the receiver.

The differential Data / Clock inputs incorporate a pair of internal 50 Ω termination resistors, in a 100 Ω center–tapped configuration, via the VT pin and will accept LVPECL, CML or LVDS logic levels. This feature provides transmission line termination on–chip, at the receiver end, eliminating external components.

The NB7VPQ16M is a member of the GigaComm[™] Family of high performance Data/Clock products with Pre-Emphasis/Equalization (PEEQ).

ON

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



QFN-16 MN SUFFIX CASE 485G

16 NB7V PQ16M ALYW•

A = Assembly Location L = Wafer Lot

Y = Year W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

Features

- Maximum Input Data Rate > 12.5 Gbps
- Maximum Input Clock Frequency > 8 GHz
- Drives Up To 18-inches of FR4
- (16) Programmable Output De-emphasis Levels; 0 dB through 12 dB
- 200 ps Typical Propagation Delay
- Differential CML Outputs, 400 mV Peak-to-Peak, Typical (PE = 0 dB)

- Operating Range: $V_{CC} = 1.71 \text{ V}$ to 2.625 V, GND = 0 V
- Internal Output Termination Resistors, 50 Ω
- QFN-16 Package, 3 mm x 3 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free Devices





Figure 2. Detailed Block Diagram of NB7VPQ16M



 V_{OD0dB} – Differential Output Voltage without Pre-Emphasis V_{ODPE} – Differential Output Voltage with Pre-Emphasis

Figure 3. Illustration of Output Waveform Definition

Table 1. TYPICAL PRE-EMPHASIS CONTROL TABLE, EQ = 0, 25°C, V_{CC} = 1.8 V

	4-bit PE					
	MSB LSB		LSB	PE Output Compensation in dB	V _{ODPE} Typ	
Decimal	D3	D2	D1	D0	Approximate @ 1 GHz	(mV)
00	0	0	0	0	0 dB (Default)	435
01	0	0	0	1	–1.0 dB	390
02	0	0	1	0	–1.5 dB	365
03	0	0	1	1	-2.0 dB	345
04	0	1	0	0	−2.5 dB	325
05	0	1	0	1	-3.0 dB	310
06	0	1	1	0	−3.5 dB	290
07	0	1	1	1	-4.0 dB	275
08	1	0	0	0	-4.5 dB	260
09	1	0	0	1	-5.0 dB	245
10	1	0	1	0	-6.0 dB	220
11	1	0	1	1	-7.0 dB	195
12	1	1	0	0	-8.0 dB	175
13	1	1	0	1	-9.0 dB	155
14	1	1	1	0	–10.0 dB	135
15	1	1	1	1	–12.0 dB	110

Table 2. EQUALIZER ENABLE FUNCTION

EQEN	Function
0	IN/ĪN Inputs By-pass the Equalizer section
1	Inputs flow through the Equalizer




Figure 4. Pin Configuration (Top View)

Table 3. PIN DESCRIPTION

Pin	Name	I/O	Description
1	VT		Internal 50– Ω Termination Pin for IN and $\overline{\text{IN}}$
2	IN	LVPECL, CML, LVDS Input	Non-inverted Differential Clock/Data Input. (Note 1)
3	ĪN	LVPECL, CML, LVDS Input	Inverted Differential Clock/Data Input. (Note 1)
4	GND	-	Negative Supply Voltage; (Note 2)
5	VCCD	-	Positive Supply Voltage for Serial Bus Logic and 5-Bit DAC; (Note 2)
6	SDOUT	LVCMOS Output	Serial Data Out
7	SCLKOUT	LVCMOS Output	Serial Clock Out
8	GND	-	Negative Supply Voltage; (Note 2)
9	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
10	Q	CML	Inverted Differential Output. (Note 1)
11	Q	CML	Non-inverted Differential Output. (Note 1)
12	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
13	SLOAD	LVCMOS Input	When the SLOAD pin is LOW or left open (has internal pulldown resistor), the output of the shift register will input the 4-bit DAC and set the EQEN bit. When HIGH, the input to the 4-bit DAC is locked to the state prior to when SLOAD went HIGH.
14	SCLKIN	LVCMOS Input	Serial Clock In; pin will default LOW when left open (has internal pulldown resistor)
15	SDIN	LVCMOS Input	Serial Data In; pin will default LOW when left open (has internal pulldown resistor)
16	VCC	-	Positive Supply Voltage for the analog circuitry and CML Output buffer; (Note 2)
	EP		The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is also electrically connected to the die, and must be electrically and thermally connected to GND on the PC board.

In the differential configuration when the input termination pin (V_T) is connected to a common termination voltage or left open, and if no input signal is applied on IN/IN input, then the device will be susceptible to self-oscillation. Q/Q outputs have internal 50 Ω source termination resistor.

^{2.} All V_{CC_1} V_{CCD} and GND pins must be externally connected to a power supply voltage to guarantee proper device operation.

Table 4. ATTRIBUTES

Charact	Value			
ESD Protection Human Body Model Machine Model		> 4 kV > 200 V		
Internal Input Pulldown Resistor	75 kΩ			
Moisture Sensitivity, Indefinite Ti	Level 1			
Flammability Rating	UL 94 V-0 @ 0.125 in			
Transistor Count	416			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

^{3.} For additional information, see Application Note AND8003/D.

Table 5. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC} , V _{CCD}	Positive Power Supply	GND = 0 V		3.0	V
V _{IN}	Positive Input Voltage	GND = 0 V		-0.5 to V _{CC} +0.5	V
V _{INPP}	Differential Input Voltage IN – IN			1.89	V
l _{out}	Output Current	Continuous Surge		34 40	mA
I _{IN}	Input Current Through R _T (50 Ω Resistor)			± 40	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-16	4	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

^{4.} JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 6. DC CHARACTERISTICS POSITIVE CML OUTPUT $V_{CC} = V_{CCD} = 1.71 \text{ V}$ to 2.625 V; GND = 0 V; $T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit	
POWER S	SUPPLY CURRENT		•	•	•	
Icc	Power Supply Current, (Inputs and Outputs Open) PE = 0dB	V _{CC} = 2.5 V V _{CC} = 1.8 V		95 80	120 100	mA
I _{CCD}	Power Supply Current for Serial Bus and DAC (Inputs and Outputs Open)	PE = 0000 = 0dB PE = 1111 = Max		0 10	20	mA
CML OUT	PUTS PE = 0dB (Note 6, Figure 22)		•			
V _{OH}	Output HIGH Voltage	V _{CC} = 2.5 V V _{CC} = 1.8 V	V _{CC} – 30 2470 1770	V _{CC} – 10 2490 1790	V _{CC} 2500 1800	mV
V _{OL}	Output LOW Voltage	V _{CC} = 2.5 V	V _{CC} - 600 1900	V _{CC} – 500 2000	V _{CC} – 400 2100	mV
		V _{CC} = 1.8 V	V _{CC} – 550 1250	V _{CC} – 450 1350	V _{CC} – 350 1450	
DATA/CLC	DCK INPUTS (IN, IN) (Note 7) (Figure 6)		•	•	•	
V _{IHD}	Differential Input HIGH Voltage		1100		V _{CC}	mV
V_{ILD}	Differential Input LOW Voltage	GND		V _{CC} – 100	mV	
V_{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	100		1200	mV	
I _{IH}	Input HIGH Current	-150	20	150	μΑ	
I _{IL}	Input LOW Current	-150	5	150	μΑ	
CONTROL	L INPUTS (SDIN, SCLKIN, SLOAD)					
V _{IH}	Input HIGH Voltage for Control Pins		V _{CCD} x 0.65		V _{CCD}	mV
V _{IL}	Input LOW Voltage for Control Pins	GND		V _{CCD} x 0.35	mV	
I _{IH}	Input HIGH Current		-150	20	150	μΑ
I _{IL}	Input LOW Current	-150	5	150	μΑ	
CONTROL	OUTPUTS (SDOUT, SCLKOUT)					
V _{OH}	Output HIGH Voltage	V _{CC} – 200		V _{CC}	mV	
V _{OL}	Output LOW Voltage	GND		200	mV	
TERMINA	TION RESISTORS					
R _{TIN}	Internal Input Termination Resistor		45	50	55	Ω
R _{TOUT}	Internal Output Termination Resistor		45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V_{CC} .
 6. CML outputs loaded with 50 Ω to V_{CC} for proper operation.
 7. V_{IHD} , V_{ILD} , V_{ID} and V_{CMR} parameters must be complied with simultaneously.

Table 7. AC CHARACTERISTICS $V_{CC} = V_{CCD} = 1.71 \text{ V}$ to 2.625 V; GND = 0 V; $T_A = -40 ^{\circ}\text{C}$ to 85°C (Note 8)

Symbol	Characteristic	Min	Тур	Max	Unit
f _{DATAMAX}	Maximum Input Data Rate	12.5	14		Gbps
f _{MAX}	Maximum Input Clock Frequency (Note 9) V _{OUTPP} ≥ 200 mV	8			GHz
f _{SCLKIN}	Serial Clock Input Frequency			20	MHz
VOD _{0dB}	Output Voltage Amplitude (see Table 1) $ (@\ V_{INPPmin}) \ (See\ Figure\ 3,\ Note\ 9) \qquad \qquad f_{in} \ \le \ 6.0\ GHz \\ f_{in} \ \le \ 8.0\ GHz $	300 200	400 300		mV
t _{PE}	Pre-Emphasis Width, tested at -12dB Pre-Emphasis		130		ps
V _{CMR}	Input Common Mode Range (Differential Configuration, Note 10) (Figure 8)	1050		V _{CC}	mV
t _{PLH} , t _{PHL}	Propagation Delay to Differential Outputs, IN/IN to Q/Q 1 GHz, measured at differential cross-point SCLKIN to SCLKOUT	150	200 5	250 10	ps ns
t _{DC}	Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} \le 5.0 \text{ GHz}$	45	50	55	%
t _{s1} t _{s2} t _{s3}	Setup Time @ 50 MHz (Figures 9 and 10) SDIN to SCLKIN SCLKIN to SLOAD SLOAD to IN/IN	5 5 10			ns
t _{h1} t _{h2} t _{h3}	Hold Time @ 50 MHz (Figures 9 and 10) SDIN to SCLKIN SCLKIN to SLOAD	1 2			ns
t _{PW_SLOAD}	SLOAD Minimum Pulse Width (Figure 10)	6			ns
UITTER	RJ – Output Random Jitter (Note 11) $f_{in} \le 8.0 \text{ GHz}$ DJ – Residual Output Deterministic Jitter (Note 12) (EQ = 0, PE = 0 dB) FR4 ≤ 3 ", f $\le 12.5 \text{ Gbps}$ (Figures 15 and 16) FR4 = 12", f $\le 6.5 \text{ Gbps}$		0.1	0.8 10 10	ps rms ps pk-pk
V _{INPP}	Input Voltage Swing (Differential Configuration) (Note 9)			1200	mV
t _r , t _f	Output Rise/Fall Times @ 1 GHz (20% - 80%), Q, Q		35	50	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 8. Measured using a 400 mV source, 50% duty cycle clock source. All output loading with external 50 Ω to V_{CC} . Input edge rates 40 ps. (20% 80%); PE = 0 dB, EQEN = 0
- 9. Input / Output voltage swing is a single-ended measurement operating in differential mode.
- 10. V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.
- 11. Additive RMS jitter with 50% duty cycle Clock signal.
- 12. Peak-to-Peak jitter with input NRZ data at PRBS23.





Figure 5. Input Structure






Figure 6. Differential Inputs Driven Differentially

Figure 7. AC Reference Measurement




Figure 8. V_{CMR} Diagram




Figure 9. SDIN/SCLKIN Setup and Hold Time




Figure 10. SLOAD Set-Up and Hold and tpWmin

APPLICATION INFORMATION

Data Inputs

The differential IN/\overline{IN} inputs of the NB7VPQ16M can accept LVPECL, CML, and LVDS signal levels. The limitations for a differential input signal (LVDS, LVPECL, or CML) is a minimum input swing of 100 mV (single-ended measurement). Within this condition, the input HIGH voltage, V_{IH} , can range from V_{CC} down to 1.1 V. Example interfaces are illustrated in Figure 17.

Serial Data Interface

The Serial Data Interface (SDI) logic is implemented with a 5-bit shift register scheme. The register shifts once per rising edge of the SCLKIN input. The serial data input SDIN must meet setup and hold timing as specified in the AC table. The configuration latches will capture the value of the shift register on the Low-to-High edge of the SLOAD input. The most significant bit (MSB) is loaded first. See the programming timing diagram for more information.

SDIN / SCLKIN

SDIN is the Serial Data input pin; SCLKIN is the Serial Clock input pin.

SLOAD

The SLOAD pin performs the DAC latch function. When LOW or left open, the DAC latch will pass the shift register outputs to the input of the DAC and the EQualizer ENable bit (EQEN). On the Low-to-HIGH transition of SLOAD, the input to the 4-bit DAC is locked to the state prior to when SLOAD went HIGH, and will set the EQualizer ENable bit. The DAC does not get programmed until SLOAD goes HIGH. The SLOAD pin must remain in a HIGH state to maintain the DAC Pre-Emphasis and the EQEN settings. A LOW or open state resets the DAC to 0 db Pre-Emphasis setting and disables the EQEN bit, regardless of SDIN and SCLKIN values. The SLOAD function is asynchronous.




Figure 11. Timing Diagram for Single Channel

Pre-Emphasis Selection

The Pre-Emphasis buffer is controlled using a serial bus via the SDIN (Serial Data In) and SCLKIN (Serial Clock In) control inputs and contains circuitry which provides sixteen programmable pre-emphasis levels to control the output compensation. The 4-bits (D3:D0) digitally select 0 dB through 12 dB of Pre-Emphasis compensation (see Table 1). The default state at start-up is PE = 0 dB.

EQualization ENable (EQEN)

The EQualizer ENable (EQEN) allows for enabling the Equalizer function. The control of the Equalizer function is realized by setting the 5th bit, EQEN, of the 5-bit serial data. When EQEN is set Low (or open), the IN/\overline{IN} inputs bypass the Equalizer. When EQEN is set High, the IN/\overline{IN} inputs flow through the Equalizer. The default state at start-up is EQEN = LOW.

Q/Q Outputs

The differential outputs of the NB7VPQ16M, Q and \overline{Q} , utilize Common Mode Logic (CML) architecture. The outputs are designed to drive differential transmission lines with nominal 50 Ω characteristic impedance. External termination with a 50 Ω resistor to V_{CC} is recommended. See Figures 22 and 23 for output termination scheme. Alternatively, 100 Ω line-to-line termination is also acceptable.

Power Supply Bypass information

A clean power supply will optimize the performance of the NB7VPQ16M. The device provides separate V_{CCD} and V_{CC} power supply pins for the digital circuitry and CML outputs. Placing a 0.01 μF to 0.1 μF bypass capacitor on each V_{CC} and V_{CCD} Pin to ground will help ensure a noise free power supply. The purpose of this design technique is to isolate the CMOS digital switching noise from the high speed input/output path.

CASCADE APPLICATION

SDOUT/SCLKOUT

SDOUT is the Serial Data output pin; SCLKOUT is the Serial Clock output pin. These pins are the outputs of the 5-bit SDI shift register and will produce the SDIN/SCLKIN

signals after five serial clock cycles, see Figure 12. The purpose of SDOUT and SCLKOUT is for use in cascade applications, described below.




Figure 12. Simplified Cascaded Serial Data/Clock Timing Diagram

Cascaded Applications

The NB7VPQ16M can be cascaded with multiple NB7VPQ16Ms in series for various Equalizer/Pre-Emphasis applications, as shown in Figure 13.

Serial Data In, SDINA, is clocked with SCLKINA into the cascaded chain of the Pre-Emphasis and equalizer shift registers, (DUTA, DUTB and DUTC), 5-bits per register. Upon the rising edge of the 5th clock of SCLKINA, the first valid data bit (D3) and 5th clock will exit DUTA from

SDOUTA and SCLKOUTA and will be present at SDINB and SCLKINB of DUTB and so on.

When SLOAD is brought LOW, the PE shift registers of all devices are enabled and data is written into the NB7VPQ16Ms with the contents of the PE shift registers. When the data transfer is complete, SLOAD is brought HIGH and all NB7VPQ16Ms are updated simultaneously. After the PE control bits are clocked into their appropriate registers, the Low-to-High transition of SLOAD will latch the data bits for the Pre-Emphasis DACs.




Figure 13. Simplified Cascaded Logic Diagram




Figure 14. Simplified Cascaded Serial Data/Clock Timing Diagram




Figure 15. Typical NB7VPQ16M Equalizer Application and Interconnect; Eye Diagrams with PRBS23 Pattern at 6 Gbps




Figure 16. Typical NB7VPQ16M Pre-Emphasis Application Interconnect; Eye Diagrams with PRBS23 Pattern at 6 Gbps Without and With Pre-Emphasis




Figure 17. LVPECL Interface

Figure 18. LVDS Interface




Figure 19. Standard 50 Ω Load CML Interface

Figure 20. Capacitor-Coupled
Differential Interface
(VT Connected to External V_{REFAC})

*V_{REFAC} bypassed to ground with a 0.01 μF capacitor




Figure 21. Capacitor-Coupled Single-Ended Interface (VT Connected to External V_{REFAC})




Figure 22. Typical CML Output Structure and Termination

Figure 23. Alternative Output Termination





Figure 24. Typical Termination for CML Output Driver and Device Evaluation

ORDERING INFORMATION

Device	Package	Shipping [†]
NB7VPQ16MMNG	QFN-16 (Pb-free)	123 Units / Rail
NB7VPQ16MMNTXG	QFN-16 (Pb-free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative