

# NCP2990

## 1.3 Watt Audio Power Amplifier with Fast Turn On Time

The NCP2990 is an audio power amplifier designed for portable communication device applications such as mobile phone applications. The NCP2990 is capable of delivering 1.3 W of continuous average power to an 8.0  $\Omega$  BTL load from a 5.0 V power supply, and 1.0 W to a 4.0  $\Omega$  BTL load from a 3.6 V power supply.

The NCP2990 provides high quality audio while requiring few external components and minimal power consumption. It features a low-power consumption shutdown mode, which is achieved by driving the **SHUTDOWN** pin with logic low.

The NCP2990 contains circuitry to prevent from “pop and click” noise that would otherwise occur during turn-on and turn-off transitions. It is a zero pop noise device when a single ended audio input is used.

For maximum flexibility, the NCP2990 provides an externally controlled gain (with resistors), as well as an externally controlled turn-on time (with the bypass capacitor). When using a 1  $\mu$ F bypass capacitor, it offers 60 ms wake up time.

Due to its superior PSRR, it can be directly connected to the battery, saving the use of an LDO.

This device is available in a 9-Pin Flip-Chip CSP (Lead-Free).

### Features

- 1.3 W to an 8.0  $\Omega$  BTL Load from a 5.0 V Power Supply
- Superior PSRR: Direct Connection to the Battery
- Zero Pop Noise Signature with a Single Ended Audio Input
- Ultra Low Current Shutdown Mode: 10 nA
- 2.2 V–5.5 V Operation
- External Gain Configuration Capability
- External Turn-on Time Configuration Capability: 60 ms (1  $\mu$ F Bypass Capacitor)
- Up to 1.0 nF Capacitive Load Driving Capability
- Thermal Overload Protection Circuitry
- This is a Pb-Free Device\*

### Typical Applications


- Portable Electronic Devices
- PDAs
- Wireless Phones

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>



### PIN CONNECTIONS


#### 9-Pin Flip-Chip CSP



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

# NCP2990



**Figure 1. Typical Audio Amplifier Application Circuit with Single Ended Input**

# NCP2990

## PIN DESCRIPTION

Pin	Type	Symbol	Description
A1	I	INM	Negative input of the first amplifier, receives the audio input signal. Connected to the feedback resistor $R_f$ and to the input resistor $R_{in}$ .
A2	O	OUTA	Negative output of the NCP2990. Connected to the load and to the feedback resistor $R_f$ .
A3	I	INP	Positive input of the first amplifier, receives the common mode voltage.
B1	I	VM_P	Power Analog Ground.
B2	I	VM	Core Analog Ground.
B3	I	$V_p$	Positive analog supply of the cell. Range: 2.2 V–5.5 V.
C1	I	BYPASS	Bypass capacitor pin which provides the common mode voltage ( $V_p/2$ ).
C2	O	OUTB	Positive output of the NCP2990. Connected to the load.
C3	I	$\overline{\text{SHUTDOWN}}$	The device enters in shutdown mode when a low level is applied on this pin.

## MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	$V_p$	6.0	V
Operating Supply Voltage	Op $V_p$	2.2 to 5.5 V 2.0 V = Functional Only	–
Input Voltage	$V_{in}$	–0.3 to $V_{cc} + 0.3$	V
Max Output Current	$I_{out}$	500	mA
Power Dissipation (Note 2)	$P_d$	Internally Limited	–
Operating Ambient Temperature	$T_A$	–40 to +85	°C
Max Junction Temperature	$T_J$	150	°C
Storage Temperature Range	$T_{stg}$	–65 to +150	°C
Thermal Resistance Junction-to-Air	$R_{\theta JA}$	(Note 3)	°C/W
ESD Protection	Human Body Model (HBM) (Note 4) Machine Model (MM) (Note 5)	8000 >250	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at  $T_A = +25^\circ\text{C}$ .
2. The thermal shutdown set to  $160^\circ\text{C}$  (typical) avoids irreversible damage on the device due to power dissipation.
3. The  $R_{\theta JA}$  is highly dependent of the PCB Heatsink area. For example,  $R_{\theta JA}$  can equal  $195^\circ\text{C/W}$  with  $50\text{ mm}^2$  total area and also  $135^\circ\text{C/W}$  with  $500\text{ mm}^2$ . For further information see page 10. The bumps have the same thermal resistance and all need to be connected to optimize the power dissipation.
4. Human Body Model, 100 pF discharge through a  $1.5\text{ k}\Omega$  resistor following specification JESD22/A114.
5. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

# NCP2990

**ELECTRICAL CHARACTERISTICS** Limits apply for  $T_A$  between  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (Unless otherwise noted).

Characteristic	Symbol	Conditions	Min (Note 6)	Typ	Max (Note 6)	Unit
Supply Quiescent Current	$I_{dd}$	$V_p = 2.6\text{ V}$ , No Load	–	1.5	4	mA
		$V_p = 5.0\text{ V}$ , No Load	–	1.7		
		$V_p = 2.6\text{ V}$ , $8\ \Omega$ $V_p = 5.0\text{ V}$ , $8\ \Omega$	– –	1.7 1.9	5.5	
Common Mode Voltage	$V_{cm}$	–	–	$V_p/2$	–	V
Shutdown Current	$I_{SD}$	–	–	0.02	0.3	$\mu\text{A}$
Shutdown Voltage High	$V_{SDIH}$	–	1.2	–	–	V
Shutdown Voltage Low	$V_{SDIL}$	–	–	–	0.4	V
Turning On Time (Note 8)	$T_{WU}$	$C_{by} = 1\ \mu\text{F}$	–	60	–	ms
Turning Off Time	$T_{OFF}$	–	–	1.0	–	$\mu\text{s}$
Output Impedance in Shutdown Mode	$Z_{SD}$	–	–	10	–	k $\Omega$
Output Swing	$V_{loadpeak}$	$V_p = 2.6\text{ V}$ , $R_L = 8.0\ \Omega$	1.6	2.20	–	V
		$V_p = 5.0\text{ V}$ , $R_L = 8.0\ \Omega$ (Note 7) $T_A = +25^{\circ}\text{C}$	4.0	4.50	–	
		$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	3.85			
Rms Output Power	$P_O$	$V_p = 2.6\text{ V}$ , $R_L = 4.0\ \Omega$ THD + N < 0.1%	–	0.40	–	W
		$V_p = 2.6\text{ V}$ , $R_L = 8.0\ \Omega$ THD + N < 0.1%	–	0.30	–	
		$V_p = 5.0\text{ V}$ , $R_L = 8.0\ \Omega$ THD + N < 0.1%	–	1.20	–	
Maximum Power Dissipation (Note 8)	$P_{Dmax}$	$V_p = 5.0\text{ V}$ , $R_L = 8.0\ \Omega$	–	–	0.65	W
Output Offset Voltage	$V_{OS}$	$V_p = 2.6\text{ V}$ $V_p = 5.0\text{ V}$	–30		30	mV
Signal-to-Noise Ratio	SNR	$V_p = 2.6\text{ V}$ , $G = 2.0$ $10\text{ Hz} < F < 20\text{ kHz}$	–	84	–	dB
		$V_p = 5.0\text{ V}$ , $G = 10$ $10\text{ Hz} < F < 20\text{ kHz}$	–	77	–	
Positive Supply Rejection Ratio	PSRR $V_+$	$G = 2.0$ , $R_L = 8.0\ \Omega$ $V_{pripple\_pp} = 200\text{ mV}$ $C_{by} = 1.0\ \mu\text{F}$ Input Terminated with $10\ \Omega$ $F = 217\text{ Hz}$				dB
		$V_p = 4.2\text{ V}$	–	–74	–	
		$V_p = 3.6\text{ V}$	–	–72	–	
		$V_p = 3.0\text{ V}$	–	–73	–	
		$F = 1.0\text{ kHz}$ $V_p = 4.2\text{ V}$	–	–80	–	
		$V_p = 3.6\text{ V}$	–	–76	–	
Efficiency	$\eta$	$V_p = 2.6\text{ V}$ , $P_{orms} = 320\text{ mW}$	–	48	–	%
		$V_p = 5.0\text{ V}$ , $P_{orms} = 1.0\text{ W}$	–	63	–	
Thermal Shutdown Temperature (Note 9)	$T_{sd}$		140	160	180	$^{\circ}\text{C}$
Total Harmonic Distortion	THD	$V_p = 2.6$ , $F = 1.0\text{ kHz}$ $R_L = 4.0\ \Omega$ , $A_V = 2.0$ $P_O = 0.32\text{ W}$	– – –	– 0.04 –	– – –	%
		$V_p = 5.0\text{ V}$ , $F = 1.0\text{ kHz}$ $R_L = 8.0\ \Omega$ , $A_V = 2.0$ $P_O = 1.0\text{ W}$	– – –	– 0.02 –	– – –	

6. Min/Max limits are guaranteed by design, test or statistical analysis.

7. This parameter is guaranteed but not tested in production in case of a 5.0 V power supply.

8. See page 9 for a theoretical approach of this parameter.

9. For this parameter, the Min/Max values are given for information.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. THD+N versus Output Power




Figure 3. THD+N versus Output Power




Figure 4. THD+N versus Output Power




Figure 5. THD+N versus Output Power




Figure 6. THD+N versus Output Power




Figure 7. THD+N versus Output Power

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Output Power versus Power Supply




Figure 9. THD+N versus Frequency




Figure 10. THD+N versus Frequency




Figure 11. THD+N versus Frequency




Figure 12.  $P_{SRR}$  versus Frequency and  $C_{BYP}$  @  $V_P = 3.6$  V,  $A_V = 2$




Figure 13.  $P_{SRR}$  versus Frequency and  $C_{BYP}$  @  $V_P = 3.6$  V,  $A_V = 10$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 14.  $P_{SRR}$  versus Frequency and Gain @  $V_P = 3.0$  V




Figure 15.  $P_{SRR}$  versus Frequency and Gain @  $V_P = 3.6$  V




Figure 16.  $P_{SRR}$  versus Frequency and Gain @  $V_P = 4.2$  V




Figure 17. Turn On Time versus Room Temperature @  $V_{BAT} = 3.6$  V,  $C_{BYP} = 1 \mu F$ ,  $C_{IN} = 100$  nF,  $R_{IN} = 22$  k,  $R_F = 110$  k




Figure 18. Turn On Time versus  $C_{BYP}$  @  $V_{BAT} = 3.6$  V,  $T_A = +25^\circ C$ ,  $C_{IN} = 100$  nF,  $R_{IN} = 22$  k,  $R_F = 110$  k

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 19. Power Dissipation versus Output Power




Figure 20. Power Dissipation versus Output Power




Figure 21. Power Dissipation versus Output Power




Figure 22. Power Dissipation versus Output Power




Figure 23. Power Derating – 9-Pin Flip-Chip CSP




Figure 24. Maximum Die Temperature versus PCB Heatsink Area

## APPLICATION INFORMATION

**Detailed Description**

The NCP2990 audio amplifier can operate under 2.6 V until 5.5 V power supply. With less than 1% THD + N, it can deliver up to 1.2 W RMS output power to an 8.0  $\Omega$  load ( $V_P = 5.0$  V). If application allows to reach 10% THD + N, then 1.6 W can be provided using a 5.0 V power supply.

The structure of the NCP2990 is basically composed of two identical internal power amplifiers; the first one is externally configurable with gain-setting resistors  $R_{in}$  and  $R_f$  (the closed-loop gain is fixed by the ratios of these resistors) and the second is internally fixed in an inverting unity-gain configuration by two resistors of 20 k $\Omega$ . So the load is driven differentially through OUTA and OUTB outputs. This configuration eliminates the need for an output coupling capacitor.

**Internal Power Amplifier**

The output PMOS and NMOS transistors of the amplifier were designed to deliver the output power of the specifications without clipping. The channel resistance ( $R_{on}$ ) of the NMOS and PMOS transistors does not exceed 0.6  $\Omega$  when they drive current.

The structure of the internal power amplifier is composed of three symmetrical gain stages, first and medium gain stages are transconductance gain stages to obtain maximum bandwidth and DC gain.

**Turn-On and Turn-Off Transitions**

A cycle with a turn-on and turn-off transition is illustrated with plots that show both single ended signals on the previous page.

In order to eliminate “pop and click” noises during transitions, output power in the load must be slowly established or cut. When logic high is applied to the shutdown pin, the bypass voltage begins to rise exponentially and once the output DC level is around the common mode voltage, the gain is established instantaneously. This way to turn-on the device is optimized in terms of rejection of “pop and click” noises.

The device has the same behavior when it is turned-off by a logic low on the shutdown pin. During the shutdown mode, amplifier outputs are connected to the ground using a 10 k $\Omega$  pulldown resistor.

When a shutdown low level is applied, with 1  $\mu$ F bypass capacitor, it takes 65 ms before the DC output level is tied to Ground on each output. However, no audio signal will be provided to the BTL load instantaneously after the falling edge on the shutdown pin.

With 1  $\mu$ F bypass capacitor, turn on time is set to 60 ms. Refer to Figures 17 and 18 for a complete study of this parameter. This fast turn on time added to a very low shutdown current saves battery life and brings flexibility when designing the audio section of the final application.

NCP2990 is a zero pop noise device when using a single-ended audio input.

**Shutdown Function**

The device enters shutdown mode when shutdown signal is low. During the shutdown mode, the DC quiescent current of the circuit does not exceed 100 nA. In this configuration, the output impedance is 10 k $\Omega$  on each output.

**Current Limit Circuit**

The maximum output power of the circuit ( $P_{orms} = 1.0$  W,  $V_P = 5.0$  V,  $R_L = 8.0$   $\Omega$ ) requires a peak current in the load of 500 mA.

In order to limit the excessive power dissipation in the load when a short-circuit occurs, the current limit in the load is fixed to 800 mA. The current in the four output MOS transistors are real-time controlled, and when one current exceeds 800 mA, the gate voltage of the MOS transistor is clipped and no more current can be delivered.

**Thermal Overload Protection**

Internal amplifiers are switched off when the temperature exceeds 160°C, and will be switched on again only when the temperature decreases fewer than 140°C.

The NCP2990 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor and a proper bypassing capacitor in the typical application.

The first amplifier is externally configurable ( $R_f$  and  $R_{in}$ ), while the second is fixed in an inverting unity gain configuration.

The differential-ended amplifier presents two major advantages:

- The possible output power is four times larger (the output swing is doubled) as compared to a single-ended amplifier under the same conditions.
- Output pins (OUTA and OUTB) are biased at the same potential  $V_P/2$ , this eliminates the need for an output coupling capacitor required with a single-ended amplifier configuration.

The differential closed loop-gain of the amplifier is given by  $A_{vd} = 2 * \frac{R_f}{R_{in}} = \frac{V_{orms}}{V_{inrms}}$ .

Output power delivered to the load is given by  $P_{orms} = \frac{(V_{opeak})^2}{2 * R_L}$  ( $V_{opeak}$  is the peak differential output voltage).

When choosing gain configuration to obtain the desired output power, check that the amplifier is not current limited or clipped.

The maximum current which can be delivered to the load is 500 mA  $I_{opeak} = \frac{V_{opeak}}{R_L}$ .

## Gain-Setting Resistor Selection ( $R_{in}$ and $R_f$ )

$R_{in}$  and  $R_f$  set the closed-loop gain of the amplifier.

In order to optimize device and system performance, the NCP2990 should be used in low gain configurations.

The low gain configuration minimizes THD + noise values and maximizes the signal to noise ratio, and the amplifier can still be used without running into the bandwidth limitations.

A closed loop gain in the range from 2 to 5 is recommended to optimize overall system performance.

An input resistor ( $R_{in}$ ) value of 22 k $\Omega$  is realistic in most of applications, and doesn't require the use of a too large capacitor  $C_{in}$ .

## Input Capacitor Selection ( $C_{in}$ )

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a

high-pass filter with  $R_{in}$ , the cut-off frequency is given by

$$f_c = \frac{1}{2 * \pi * R_{in} * C_{in}}$$

The size of the capacitor must be large enough to couple in low frequencies without severe attenuation.

An input capacitor value between 33 nF and 220 nF performs well in many applications (With  $R_{in} = 22 \text{ K}\Omega$ ).

## Bypass Capacitor Selection ( $C_{by}$ )

The bypass capacitor  $C_{by}$  provides half-supply filtering and determines how fast the NCP2990 turns on. With a single-ended audio input, the amplifier will be a zero pop noise device no matter the bypass capacitor.




Figure 25. Schematic of the NCP2990 Demonstration Board

## NCP2990




Figure 26. Demonstration Board for 9-Pin Flip-Chip CSP Device – Silkscreen Layers

## NCP2990

### BILL OF MATERIAL

Item	Part Description	Ref.	PCB Footprint	Manufacturer	Manufacturer Reference
1	NCP2990 Audio Amplifier	–	–	ON Semiconductor	NCP2990
2	SMD Resistor 20 K $\Omega$	R1, R2	0805	Panasonic	ERJ–6GEYJ203V
4	SMD Resistor 150 K $\Omega$	R3	0805	Panasonic	ERJ–6GEYJ203V
5	Ceramic Capacitor 47 nF 100 V X7R	C1	0805	TDK	C2012X7R2A473K
6	Ceramic Capacitor 1.0 $\mu$ F 10 V X7R	C3, C4	0805	TDK	C2012X7R1A105K
7	Jumper Header Vertical Mount, 2 positions, 100 mils	J2, J6, J18	100 mils	Tyco Electronics / AMP	5–826629–0
8	I/O Connector, 2 positions	J1, J5	200 mils	Phoenix Contact	1757242
9	Jumper Connector	J7	400 mils	Harwin	D3082–B01
10	Not Mounted	C2, TP1, TP2, TP3	–	–	–

### ORDERING INFORMATION


Device	Marking	Package	Shipping <sup>†</sup>
NCP2990FCT2G	MBA	9–Pin Flip–Chip CSP (Pb–Free)	3000/Tape and Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NCP2990

## PACKAGE DIMENSIONS


### 9 PIN FLIP-CHIP CASE 499E-01 ISSUE A



#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.540	0.660
A1	0.210	0.270
A2	0.330	0.390
D	1.450	BSC
E	1.450	BSC
b	0.290	0.340
e	0.500	BSC
D1	1.000	BSC
E1	1.000	BSC

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative