Power MOSFET 32 Amps, 60 Volts Logic Level, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- Smaller Package than MTB30N06VL
- Lower R_{DS(on)}, V_{DS(on)}, and Total Gate Charge
- Lower and Tighter V_{SD}
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge
- Pb-Free Packages are Available

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	V _{DSS}	60	Vdc	
Drain-to-Gate Voltage ($R_{GS} = 10 M\Omega$)	V _{DGR}	60	Vdc	
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	V _{GS} V _{GS}	$\substack{\pm20\\\pm30}$	Vdc	
	I _D ID MD	32 22 90	Adc Apk	
Total Power Dissipation @ $T_A = 25^{\circ}C$ Derate above 25°C Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2)	P _D	93.75 0.625 2.88 1.5	W W/°C W W	
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +175	°C	
$ Single Pulse Drain-to-Source Avalanche \\ Energy - Starting T_J = 25^\circ C (Note 3) \\ (V_{DD} = 50 Vdc, V_{GS} = 5 Vdc, L = 1.0 mH, \\ I_{L(pk)} = 25 A, V_{DS} = 60 Vdc, R_G = 25 \Omega) $	E _{AS}	313	mJ	
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$f{R}_{ heta JC} \ f{R}_{ heta JA} \ f{R}_{ heta JA}$	1.6 52 100	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When surface mounted to FR4 board using 0.5 in pad size.

2. When surface mounted to FR4 board using minimum recommended pad size.


3. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

http://onsemi.com

V _{DSS}	R _{DS(ON)} TYP	I _D MAX
60 V	$23.7 \text{ m}\Omega$	32 A



MARKING DIAGRAMS & PIN ASSIGNMENTS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)


C	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Vo $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$ Temperature Coefficient (Positiv	V _{(BR)DSS}	60 -	70 62	-	Vdc mV/°C	
Zero Gate Voltage Drain Currer ($V_{DS} = 60$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = 60$ Vdc, $V_{GS} = 0$ Vdc, T	I _{DSS}	-		1.0 10	μAdc	
Gate-Body Leakage Current (V	_{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note	4)					
Gate Threshold Voltage (Note 4 $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coeffici	V _{GS(th)}	1.0 -	1.7 4.8	2.0	Vdc mV/°C	
Static Drain-to-Source On-Res $(V_{GS} = 5 \text{ Vdc}, I_D = 16 \text{ Adc})$	R _{DS(on)}	-	23.7	28	mΩ	
$\begin{array}{l} \mbox{Static Drain-to-Source On-Res} \\ (V_{GS}=5~Vdc,~I_D=20~Adc) \\ (V_{GS}=5~Vdc,~I_D=32~Adc) \\ (V_{GS}=5~Vdc,~I_D=16~Adc,~T_J=20~Adc) \end{array}$	V _{DS(on)}	-	0.48 0.78 0.61	0.67 - -	Vdc	
Forward Transconductance (No	9 FS	-	27	-	mhos	
DYNAMIC CHARACTERISTICS	8					
Input Capacitance		C _{iss}	-	1214	1700	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	343	480	
Transfer Capacitance		C _{rss}	-	87	180	
SWITCHING CHARACTERIST	CS (Note 5)					
Turn-On Delay Time		t _{d(on)}	-	12.8	30	ns
Rise Time	(V _{DD} = 30 Vdc, I _D = 32 Adc, V _{GS} = 5 Vdc,	t _r	-	221	450	
Turn-Of f Delay Time	$R_G = 9.1 \Omega$ (Note 4)	t _{d(off)}	-	37	80	
Fall Time		t _f	-	128	260	
Gate Charge		Q _T	-	23	50	nC
	(V _{DS} = 48 Vdc, I _D = 32 Adc, V _{GS} = 5 Vdc) (Note 4)	Q ₁	-	4.5	-	
		Q ₂	-	14	-	
SOURCE-DRAIN DIODE CHA	RACTERISTICS					
Forward On-Voltage		V_{SD}	-	0.89 0.95 0.74	1.0 - -	Vdc
Reverse Recovery Time		t _{rr}	-	56	-	ns
	(I _S = 32 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 4)	t _a	-	31	-	1
	$uis/ui = 100 A/\mu s/(1101e 4)$	t _b	-	25	-	1
Reverse Recovery Stored Char	Q _{RR}	-	0.093	-	μC	


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

ORDERING INFORMATION

Device	Package	Shipping [†]	
NTD32N06L	DPAK	75 Units / Rail	
NTD32N06LG	DPAK (Pb-Free)	75 Units / Rail	
NTD32N06L-1	DPAK (Straight Lead)	75 Units / Rail	
NTD32N06L-1G	DPAK (Straight Lead) (Pb-Free)	75 Units / Rail	
NTD32N06LT4	DPAK	2500 Units / Tape & Reel	
NTD32N06LT4G	DPAK (Pb-Free)	2500 Units / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.









Figure 14. Thermal Response

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
в	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58	BSC

 G
 0.180 BSC
 4.58 BSC

 H
 0.034
 0.040
 0.87
 1.01

 J
 0.018
 0.023
 0.46
 0.58

 K
 0.102
 0.114
 2.60
 2.89

 L
 0.090 BSC
 2.29 BSC

 K
 0.102
 0.114
 2.104
 2.105
 2.208
 BSC


 R
 0.180
 0.215
 4.57
 5.45
 5
 0.025
 0.040
 0.63
 1.01

 U
 0.020
 -- 0.51
 -- 0.51
 --

 V
 0.035
 0.050
 0.89
 1.27
 -- 0.51
 -- **Z** 0.155 3.93

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK CASE 369D-01 ISSUE B





NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI V14 5M 1982

ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
н	0.034	0.040	0.87 1.0	
J	0.018	0.023	0.46	0.58
κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

4. DRAIN

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 81-3-5773-3850

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD32N06L/D