# **Power MOSFET**

# 20 V, +3.9 A /–4.4 A, Complementary ChipFET™

## Features

- Complementary N-Channel and P-Channel MOSFET
- Small Size, 40% Smaller than TSOP–6 Package
- Leadless SMD Package Provides Great Thermal Characteristics
- Trench P-Channel for Low On Resistance
- Low Gate Charge N-Channel for Test Switching
- Pb–Free Packages are Available

## Applications

- DC–DC Conversion Circuits
- Load Switch Applications Requiring Level Shift
- Drive Small Brushless DC Motors
- Ideal for Power Management Applications in Portable, Battery Powered Products

## **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parame	eter		Symbol	Value	Unit	
Drain-to-Source Voltage		V <sub>DSS</sub>	20	V		
Gate-to-Source Voltage	١	I–Ch	V <sub>GS</sub>	±12	V	
	F	P–Ch		±8.0		
N-Channel	Steady	$T_A = 25^{\circ}C$	۱ <sub>D</sub>	2.9	А	
Continuous Drain Current (Note 1)	State	T <sub>A</sub> = 85°C		2.1		
	t ≤ 10 s	$T_A = 25^{\circ}C$		3.9		
P-Channel	Steady	T <sub>A</sub> = 25°C	۱ <sub>D</sub>	-3.2	А	
Continuous Drain Current (Note 1)	State	T <sub>A</sub> = 85°C		-2.3		
	$t \le 10 s$	$T_A = 25^{\circ}C$		-4.4		
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.1	W	
	t ≤ 5 s			3.1		
Pulsed Drain Current	N-Ch	t = 10 μs	I <sub>DM</sub>	12	А	
(Note 1)	P-Ch	t = 10 μs		-13		
Operating Junction and S	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C			
Source Current (Body Dio						
Lead Temperature for Sol (1/8" from case for 10		rposes	ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



# **ON Semiconductor®**

#### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ	I <sub>D</sub> MAX
N-Channel	58 mΩ @ 4.5 V	3.9 A
20 V	77 mΩ @ 2.5 V	3.9 A
P-Channel	64 mΩ @ –4.5 V	-4.4 A
–20 V	85 mΩ @ −2.5 V	




N-Channel MOSFET

P-Channel MOSFET

. ..... . .....



ChipFET CASE 1206A STYLE 2



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Unit
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	113	°C/W
Junction-to-Ambient – t $\leq$ 10 s (Note 2)	$R_{ hetaJA}$	60	°C/W

2. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit	
OFF CHARACTERISTICS (Note 3)	OFF CHARACTERISTICS (Note 3)								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	Ν	V <sub>GS</sub> = 0 V	I <sub>D</sub> = 250 μA				V	
		Р	v <sub>GS</sub> = 0 v	I <sub>D</sub> = -250 μA	-20				
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	Ν	$V_{GS}$ = 0 V, $V_{DS}$ = 16 V	T.I = 25 °C			1.0	μΑ	
		Р	$V_{GS}$ = 0 V, $V_{DS}$ = -16 V	1j=25 0			-1.0		
		Ν	$V_{GS}$ = 0 V, $V_{DS}$ = 16 V	T <sub>.I</sub> = 125 °C			5.0		
		Р	$V_{GS}$ = 0 V, $V_{DS}$ = -16 V	1]=125-0			-5.0		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	Ν	$V_{DS} = 0 V, V_{GS} =$	$_{\rm S}~=~0$ V, V <sub>GS</sub> = ±12 V			±100	nA	
		Р	$V_{DS} = 0 V, V_{GS} =$	±8.0 V			±100		

#### **ON CHARACTERISTICS** (Note 3)

Gate Threshold Voltage	V <sub>GS(TH)</sub>	Ν	V <sub>GS</sub> = V <sub>DS</sub>	I <sub>D</sub> = 250 μA	0.6		1.2	V
		Р	$v_{GS} = v_{DS}$	I <sub>D</sub> = -250 μA	45		-1.5	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	Ν	$V_{GS}$ = 4.5 V , I <sub>D</sub> = 2.9 A			58	80	
		Р	$V_{GS}$ = $-4.5~V$ , $I_{D}$ = $-3.2~A$			64	80	
		Ν	$V_{GS}$ = 2.5 V , $I_D$ = 2.3 A			77	115	mΩ
		Р	$V_{GS}$ = -2.5 V, I <sub>D</sub> =	-2.2 A		85	110	
Forward Transconductance	9fs	Ν	V <sub>DS</sub> = 10 V, I <sub>D</sub> =	2.9 A		6.0		S
		Р	$V_{DS} = -10 \text{ V}$ , $I_D =$	-3.2 A		8.0		

#### CHARGES AND CAPACITANCES

Input Capacitance	C <sub>ISS</sub>	Ν		V <sub>DS</sub> = 10 V	165	pF	-
		Р		V <sub>DS</sub> = -10 V	680		
Output Capacitance	C <sub>OSS</sub>	Ν		V <sub>DS</sub> = 10 V	80		
		Р	f = 1 MHz, V <sub>GS</sub> = 0 V	V <sub>DS</sub> = -10 V	100		
Reverse Transfer Capacitance	C <sub>RSS</sub>	Ν		V <sub>DS</sub> = 10 V	25		
		Р		V <sub>DS</sub> = -10 V	70		
Total Gate Charge	Q <sub>G(TOT)</sub>	Ν	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10 V, $I_{D}$ = 2.9 A		2.3	nC	)
		Р	$V_{GS}$ = -4.5 V, $V_{DS}$ = -10 V, $I_{D}$ = -3.2 A		7.4		
Threshold Gate Charge	Q <sub>G(TH)</sub>	Ν	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10	V, I <sub>D</sub> = 2.9 A	0.2		
		Р	$V_{GS} = -4.5$ V, $V_{DS} = -10$	$V_{GS}$ = -4.5 V, $V_{DS}$ = -10 V, $I_{D}$ = -3.2 A			
Gate-to-Source Gate Charge	Q <sub>GS</sub>	Ν	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10 V, $I_{D}$ = 2.9 A		0.4		
		Р	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -10$	V, I <sub>D</sub> = −3.2 A	1.4		
Gate-to-Drain "Miller" Charge	Q <sub>GD</sub>	Ν	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10	V, I <sub>D</sub> = 2.9 A	0.7		
		Р	$V_{GS} = -4.5$ V, $V_{DS} = -10$	V, I <sub>D</sub> = −3.2 A	2.5		

3. Pulse Test: pulse width  $\leq\,$  250  $\mu s,$  duty cycle  $\,\leq\,$  2%.


## **ELECTRICAL CHARACTERISTICS (continued)** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	N/P	Test Conditions		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	(Note 4)							
Turn-On Delay Time	t <sub>d(ON)</sub>					6.3		ns
Rise Time	t <sub>r</sub>	N	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub>	= 10 V,		10.7		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		I <sub>D</sub> = 2.9 A, R <sub>G</sub> =			9.6		
Fall Time	t <sub>f</sub>					1.5		
Turn-On Delay Time	t <sub>d(ON)</sub>					5.8		
Rise Time	t <sub>r</sub>	Р	$V_{GS}$ = -4.5 V, $V_{DD}$ = -10 V, $I_{D}$ = -3.2 A, $R_{G}$ = 2.5 $\Omega$			11.7		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	Р				16		1
Fall Time	t <sub>f</sub>					12.4		
DRAIN-SOURCE DIODE CHARA	CTERISTICS							
Forward Diode Voltage	V <sub>SD</sub>	Ν		l <sub>S</sub> = 2.5 A		0.8	1.15	V
		Р	$V_{GS}$ = 0 V, T <sub>J</sub> = 25 °C	I <sub>S</sub> = –2.5 A		-0.8	-1.2	1
Reverse Recovery Time	t <sub>RR</sub>	Ν		l <sub>S</sub> = 1.5 A		12.5		ns
		Р		I <sub>S</sub> = –1.5 A		13.5		1
Charge Time	ta	Ν		I <sub>S</sub> = 1.5 A		9.0		
		Р	$V_{GS} = 0 V,$ $dI_S / dt = 100 A/\mu s$ $I_S = -1.5 A$ $I_S = 1.5 A$			9.5		
Discharge Time	t <sub>b</sub>	Ν				3.5		
		Р		I <sub>S</sub> = –1.5 A		4.0		1
Reverse Recovery Charge	Q <sub>RR</sub>	Ν	I <sub>S</sub> = 1.5 A			6.0		nC
		Р		I <sub>S</sub> = –1.5 A		6.5		1

4. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL N-CHANNEL PERFORMANCE CURVES**

(T<sub>J</sub> =  $25^{\circ}C$  unless otherwise noted)



#### **TYPICAL N-CHANNEL PERFORMANCE CURVES**

(T<sub>J</sub> =  $25^{\circ}C$  unless otherwise noted)






Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current

#### **TYPICAL P-CHANNEL PERFORMANCE CURVES**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 






#### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHD3100CT1	ChipFET	3000 / Tape & Reel
NTHD3100CT1G	ChipFET (Pb-Free)	3000 / Tape & Reel
NTHD3100CT3	ChipFET	10000 / Tape & Reel
NTHD3100CT3G	ChipFET (Pb-Free)	10000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### ChipFET<sup>™</sup> CASE 1206A-03 **ISSUE G**




#### NOTES

6

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS. З 4.
- 5. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

		м	ILLIMETE	RS	INCHES			
	DIM	MIN	NOM	MAX	MIN	NOM	MAX	
	Α	1.00	1.05	1.10	0.039	0.041	0.043	
	b	0.25	0.30	0.35	0.010	0.012	0.014	
RCE 1	c	0.10	0.15	0.20	0.004	0.006	0.008	
E 1	D	2.95	3.05	3.10	0.116	0.120	0.122	
RCE 2	Е	1.55	1.65	1.70	0.061	0.065	0.067	
E 2	e		0.65 BSC			0.025 BSC	;	
IN 2	e1		0.55 BSC			0.022 BSC	;	
IN 2	L	0.28	0.35	0.42	0.011	0.014	0.017	
IN 1	HE	1.80	1.90	2.00	0.071	0.075	0.079	
IN 1	θ		5° NOM		5° NOM			



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative