Trench Small Signal MOSFET

20 V, 0.88 A, Dual P–Channel, ESD Protected SC–88

Features

- Leading Trench Technology for Low R_{DS(ON)} Performance
- Small Footprint Package (SC70–6 Equivalent)
- ESD Protected Gate
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These are Pb–Free Devices

Applications

- Load/Power Management
- Charging Circuits
- Load Switching
- Cell Phones, Computing, Digital Cameras, MP3s and PDAs

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)

Param	Symbol	Value	Unit			
Drain-to-Source Voltage	V _{DSS}	-20	V			
Gate-to-Source Voltage	;		V _{GS}	±12	V	
Continuous Drain	Steady	T _A = 25°C	۱ _D	-0.88	А	
Current (Note 1)	State	T _A = 85°C		-0.63		
Power Dissipation	Steady	T _A = 25°C	PD	0.272	W	
(Note 1)	State	T _A = 85°C		0.141		
Continuous Drain	$t \le 5 s$	T _A = 25°C	۱ _D	-1.0	А	
Current (Note 2)		T _A = 85°C		-0.72		
Power Dissipation			PD	0.35	W	
(Note 2)		T _A = 85°C		0.181		
Pulsed Drain Current	I _{DM}	±3.0	А			
Operating Junction and	T _J , T _{STG}	–55 to 150	°C			
Continuous Source Current (Body Diode)			IS	-0.48	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

THERMAL RESISTANCE RATINGS (Note 1)

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State	$R_{\theta JA}$	460	°C/W
Junction-to-Ambient – t \leq 5 s	$R_{\theta JA}$	357	
Junction-to-Lead - Steady State	R_{\thetaJL}	226	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Surface mounted on FR4 board using 1 in sq pad size

(Cu area = 1.127 in sq [1 oz] including traces), steady state.

Surface mounted on FR4 board using 1 in sq pad size
(Cu area - 1.127 in sq [1.07] including traces) t < 5 s


(Cu area = 1.127 in sq [1 oz] including traces),
$$t \le 5$$
 s



ON Semiconductor®


www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} Typ	I _D Max	
–20 V	215 m Ω @ –4.5 V		
	345 mΩ @ –2.5 V	–0.88 A	
	600 mΩ @ –1.8 V		



Top View





ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

ELECTRICAL CHARACTERISTICS (TJ=25°C unless otherwise stated)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = -250 μ A		-20			V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V, V_{DS} = -16 V$	$T_J = 25^{\circ}C$			-1.0	μΑ
			T _J = 125°C		-1.0	-5.0	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 4.5 V$			0.03	1.0	μΑ
		$V_{DS} = 0 V$, $V_{GS} = \pm 12 V$			6.0		
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -2$	250 μΑ	-0.45		-1.2	V
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -4.5 \text{ V}$	-0.88 A		215	260	mΩ
		$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -2.5 \text{ V}$	-0.71 A		345	500	
		$V_{GS} = -1.8 \text{ V}, I_D = -0.20 \text{ A}$			600	1000	1
Forward Transconductance	9fs	$V_{DS} = -10 \text{ V}, I_D = -0.88 \text{ A}$			3.0		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = -20 V			155		pF
Output Capacitance	C _{OSS}				25		1
Reverse Transfer Capacitance	C _{RSS}				18		1
Total Gate Charge	Q _{G(TOT)}				2.2		nC
Gate-to-Source Charge	Q _{GS}	$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} =$ $I_{D} = -0.88 \text{ A}$	= −10 V,		0.5		7
Gate-to-Drain Charge	Q _{GD}				0.65		1
SWITCHING CHARACTERISTICS (No	ote 4)						
Turn-On Delay Time	t _{d(ON)}				5.8		ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$ $I_D = -0.5 \text{ A}, \text{ R}_G = 20 \Omega$			6.5		1
Turn-Off Delay Time	t _{d(OFF)}				13.5		1
Fall Time	t _f				3.5		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		-0.8	-1.2	V
		$V_{GS} = 0 V,$ $I_{S} = -0.48 A$	T _J = 125°C		-0.66		1


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: pulse width \leq 300µs, duty cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)










Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 8. Gate-to-Source Voltage vs. Total Gate Charge




Figure 10. Diode Forward Voltage vs. Current

ORDERING INFORMATION


Device	Marking	Package	Shipping [†]	
NTJD4152PT1G	ТК			
NTJD4152PT2G	ТК	SC–88 (Pb–Free)	3000 / Tape & Reel	
NVJD4152PT1G*	VTK			

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y



NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 1. 2. 3. CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF 4
- THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS & AND B ARE DETERMINED AT DATUM H. DIMENSIONS & AND CAPPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP. 6.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN 7 EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α			1.10			0.043	
A1	0.00		0.10	0.000		0.004	
A2	0.70	0.90	1.00	0.027	0.035	0.039	
b	0.15	0.20	0.25	0.006	0.008	0.010	
С	0.08	0.15	0.22	0.003	0.006	0.009	
D	1.80	2.00	2.20	0.070	0.078	0.086	
Е	2.00	2.10	2.20	0.078	0.082	0.086	
E1	1.15	1.25	1.35	0.045	0.049	0.053	
е	(0.65 BS	С	0.026 BSC			
L	0.26	0.36	0.46	0.010	0.014	0.018	
L2	0.15 BSC			0.006 BSC			
aaa	0.15			0.006			
bbb	0.30			0.012			
CCC	0.10			0.004			
ddd	0.10			0.004			

STYLE 26: PIN 1 SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2

5. GATE 2 6 DRAIN 1

0.65 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb-Free strategy and soldering

2.50

details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarrest are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative