

NTMFS4701N

Power MOSFET

30 V, 20 A, Single N-Channel,
SOIC-8 Flat Lead Package

Features

- Thermally and Electrically Enhanced Packaging Compatible with Standard SOIC-8
- New Package Provides Capability of Inspection and Probe After Board Mounting
- Ultra Low $R_{DS(on)}$ (at 4.5 V_{GS}), Low Gate Resistance and Low Q_G
- Optimized for High Side Control Applications
- High Speed Switching Capability
- These are Pb-Free Devices

Applications

- Notebook Computer VCore Applications
- Network Applications
- DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	± 20	V
Continuous Drain Current (Note 1)	Steady State	T _A = 25°C	I _D	12.3	A
		T _A = 70°C		9.8	
	t ≤ 10 s	T _A = 25°C	I _D	20	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	2.3	W
	t ≤ 10 s	T _A = 25°C	P _D	6.0	
Continuous Drain Current (Note 2)	Steady State	T _A = 25°C	I _D	7.7	A
		T _A = 70°C		6.2	
Power Dissipation (Note 2)	Steady State	T _A = 25°C	P _D	0.9	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	60	A
Operating and Storage Temperature			T _J , T _{stg}	-55 to 150	°C
Source Current (Body Diode)			I _S	6.0	A
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 25 V, V _{GS} = 10 V, I _{PK} = 7.5 A, L = 10 mH, R _G = 25 Ω)			E _{AS}	280	mJ
Lead Temperature for Soldering Purposes (1/8 in from case for 10 s)			T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface-mounted on FR4 board using 1 in sq. pad size
(Cu area 1.127 in sq. [1 oz] including traces).
- Surface-mounted on FR4 board using minimum recommended pad size
(Cu area 0.412 in sq.).



ON Semiconductor®


<http://onsemi.com>

V _{(BR)DSS}	R _{DS(on)} Typ	I _D Max
30 V	6.0 mΩ @ 10 V	20 A
	8.0 mΩ @ 4.5 V	




SOIC-8 FLAT LEAD
CASE 488AA
STYLE 1

MARKING DIAGRAM & PIN ASSIGNMENT



4701N = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping†
NTMFS4701NT1G	SOIC-8 FL (Pb-Free)	1500 / Tape & Reel
NTMFS4701NT3G	SOIC-8 FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NTMFS4701N

THERMAL RESISTANCE RATINGS

Rating	Symbol	Value	Unit
Junction-to-Case – Steady State	$R_{\theta JC}$	4.0	$^{\circ}\text{C/W}$
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	140	
Junction-to-Ambient – $t \leq 10$ s (Note 1)	$R_{\theta JA}$	21	
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	55	

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$			7.2		$\text{mV}/^{\circ}\text{C}$
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 24\text{ V}$	$T_J = 25^{\circ}\text{C}$		1.0	μA
			$T_J = 125^{\circ}\text{C}$		50	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$	1.0		3.0	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			5.0		$\text{mV}/^{\circ}\text{C}$
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 4.5\text{ V}, I_D = 17\text{ A}$		8.0	11	$\text{m}\Omega$
		$V_{GS} = 10\text{ V}, I_D = 20\text{ A}$		6.0	8.0	
Forward Transconductance	g_{FS}	$V_{DS} = 15\text{ V}, I_D = 20\text{ A}$		70		S

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = 24\text{ V}$		1280		pF
Output Capacitance	C_{OSS}			500		
Reverse Transfer Capacitance	C_{RSS}			120		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 4.5\text{ V}, V_{DS} = 15\text{ V}, I_D = 20\text{ A}$		11	15	nC
Threshold Gate Charge	$Q_{G(TH)}$			1.1		
Gate-to-Source Charge	Q_{GS}			2.0		
Gate-to-Drain Charge	Q_{GD}			6.0		
Gate Resistance	R_G			1.4		Ω

SWITCHING CHARACTERISTICS, $V_{GS} = 4.5\text{ V}$ (Note 4)

Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 10\text{ V}, V_{DD} = 15\text{ V}, I_D = 1.0\text{ A}, R_G = 6.0\text{ }\Omega$		9.0		ns
Rise Time	t_r			4.0		
Turn-Off Delay Time	$t_{d(OFF)}$			29		
Fall Time	t_f			19		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 6.0\text{ A}$	$T_J = 25^{\circ}\text{C}$		0.75	1.0	V
			$T_J = 125^{\circ}\text{C}$		0.55		
Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}, dI_S/dt = 100\text{ A}/\mu\text{s}, I_S = 6.0\text{ A}$			34		ns
Charge Time	t_a				16		
Discharge Time	t_b				18		
Reverse Recovery Charge	Q_{RR}				27		nC

3. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature










Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES




PACKAGE DIMENSIONS

NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.90	1.00	1.10
A1	0.00		0.05
b	0.33	0.41	0.51
c	0.23	0.28	0.33
D		5.15 BSC	
D1	4.50	4.90	5.10
D2	3.50	---	4.22
E		6.15 BSC	
E1	5.50	5.80	6.10
E2	3.45	---	4.30
e		1.27 BSC	
G	0.51	0.61	0.71
K	1.20	1.35	1.50
L	0.51	0.61	0.71
L1	0.05	0.17	0.20
M	3.00	3.40	3.80
Ø	0.0	---	12.0

STYLE 1:
PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

LITERATURE DISTRIBUTION CENTER for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative