

CLOCK DIVIDER ICS544-01

## **Description**


The ICS544-01 is crystal oscillator module IC with divide by 512 frequency output. It employs a 16.777216 MHz fundamental frequency crystal source oscillator to generate 32.768 kHz output crystal oscillator output. In addition a divide by 256, 64 and 32 options are also provided through select pins. The chip has an OE pin that tri-states the output and stops the oscillator circuits.

The ICS544-01 is a member of IDT's ClockBlocks™ family of clock building blocks. See the ICS541 and ICS542 for other clock dividers, and the ICS501, 502, 511, 512, and 525 for clock multipliers.

#### **Features**


- Packaged in 8-pin SOIC
- Pb-free package
- IDT's lowest cost clock divider
- Easy to use with other generators and buffers
- Input crystal at 16.777216MHz
- Output clock duty cycle of 45/55
- Output Enable
- Advanced, low-power CMOS process
- Operating voltage of 2.25 V to 3.6 V
- Does not degrade phase noise no PLL
- · Available in industrial temperature range

## **Block Diagram**



IDT® CLOCK DIVIDER 1 ICS544-01 REV B 051810

## **Pin Assignment**



8-pin (150 mil) SOIC

### **Clock Divider Table**

S1	S0	CLK
0	0	Input/32
0	1	Input/64
1	0	Input/256
1	1	Input/512

0 = connect directly to ground 1 = connect directly to VDD

## **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description		
1	X1/ICLK	XI	Crystal input.		
2	X2	Xo	Connect to crystal for crystal input and leave open for clock input.		
3	GND	Power	Connect to ground.		
4	S0	Input	Select 0 for output clock. Connect to GND or VDD, per divider table above. Internal pull-up resistor.		
5	CLK	Output	Clock output per table above. Internal Pull down resistor.		
6	OE	Input	Output Enable.Tri-states output clock when low. Also shuts down the oscillator circuit. Internal pull-up resistor. OE=1 normal operation.		
7	VDD	Power	Connect to 2.25 V to 3.6 V.		
8	S1	Input	Select 1 for output clock. Connect to GND or VDD, per divider table above. Internal pull-up resistor.		

## **External Components**

#### **Series Termination Resistor**

 $\Omega$   $\Omega$ 

Ω

#### On chip capacitors

connected from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value (in pf) of these crystal caps equal  $(C_L-12)^*2$  in this equation,  $C_L$ =crystal load capacitance in pf. For example, for a crystal with a 16 pF load cap, each external crystal cap would be 8 pF. [(16-12)x2]=8.

#### **Decoupling Capacitor**

As with any high-performance mixed-signal IC, the ICS544-01 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of  $0.01\mu F$  must be connected between VDD and the PCB ground plane.

### **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The  $0.01\mu F$  decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 2) To minimize EMI, the  $33\Omega$  series termination resistor (if needed) should be placed close to the clock output.
- 3) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS544-01. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS544-01. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature (commercial)	0 to +70° C
Ambient Operating Temperature (industrial)	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125° C
Soldering Temperature	260° C

## **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (commercial)	0		+70	°C
Ambient Operating Temperature (industrial)	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	2.25		3.6	V

### **DC Electrical Characteristics**

Unless stated otherwise, VDD = 2.25 V to 3.6 V,  $C_L$ =15pF ±5%, Ambient Temperature -40° C to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.25		3.6	V
Input High Voltage	V <sub>IH</sub>	S0, S1, OE, ICLK	0.7VDD			V
Input Low Voltage	V <sub>IL</sub>	S0, S1, OE, ICLK			0.3VDD	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	VDD-0.4	VDD-0.15		V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA		0.15	0.4	V
Operating Supply Current	I <sub>DD</sub>	VDD =2.25 V - 2.75 V		0.3	0.6	mA
Operating Supply Current	I <sub>DD</sub>	VDD= 2.75 V - 3.6 V		0.5	1	mA
Standby Current	I <sub>SB</sub>	OE=0			10	ua
Short Circuit Current	Ios			±40		mA
Input Capacitance	C <sub>IN</sub>	S0, S1, OE		4		pF
Nominal Output Impedance	Z <sub>O</sub>	at VDD/2		20		Ω
Internal Pull-up Resistor	Rpup	OE, S1, S0		420		kΩ

### **AC Electrical Characteristics**

Unless stated otherwise, VDD = 2.25 V to 3.6 V $\pm$ 5%, C<sub>L</sub>=15pF  $\pm$ 5%, Ambient Temp -40° C to +85° C


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency, clock input		VDD = 3.3 V	0	16.777216		MHz
Output Rise Time	t <sub>OR</sub>	0.1VDD to 0.9VDD		0.2	1	μs
Output Fall Time	t <sub>OF</sub>	0.9VDD to 0.1VDD		0.2	1	μs
Duty Cycle		at VDD/2	45	49 to 51	55	%
Output Enable Delay Time	t <sub>OE</sub>	OE going high to CLK output valid			2	μs
Output Disable Delay Time	t <sub>OD</sub>	OE going low to CLK output invalid			2	μs


## **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		° C/W
	$\theta_{JA}$	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			40		° C/W

# **Marking Diagram (ICS554M-01LF)**

# Marking Diagram (ICS554MI-01LF)






#### Notes:

- 1. ##### is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "L" or "LF" denotes Pb (lead) free package.
- 4. "I" denotes industrial temperature range.
- 5. Bottom Marking: (origin)
  Origin = country of origin if not USA.

# Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Order Number Marking Shipping Packaging		Package	Temperature
544M-01LF	544M01LF	Tubes	8-pin SOIC	0 to +70° C
544M-01LFT	544M01LF	Tape and Reel	8-pin SOIC	0 to +70° C
544MI-01LF	544MI01L	Tubes	8-pin SOIC	-40 to +85° C
544MI-01LFT	544MI01L	Tape and Reel	8-pin SOIC	-40 to +85° C

### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

IDT® CLOCK DIVIDER 6 ICS544-01 REV B 051810

ICS544-01 CLOCK DIVIDER

**CLOCK DIVIDER** 

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

