

## 3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

#### Features

- 256K x 16 advanced high-speed CMOS Static RAM
- JEDEC Center Power / GND pinout for reduced noise.
- Equal access and cycle times


   Commercial and Industrial: 10/12/15ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin, 400 mil plastic SOJ package and a 44pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.

# Description

The IDT71V416 is a 4,194,304-bit high-speed Static RAM organized as 256K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71V416 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V416 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71V416 is packaged in a 44-pin, 400 mil Plastic SOJ and a 44-pin, 400 mil TSOP Type II package and a 48 ball grid array, 9mm x 9mm package.



### **Functional Block Diagram**

#### **OCTOBER 2003**





**Commercial and Industrial Temperature Ranges** 

#### **Pin Configurations - 48 BGA**

	1	2	3	4	5	6
A	BLE	ŌĒ	Ao	<b>A</b> 1	A2	NC
В	I/Oo	BHE	A3	<b>A</b> 4	CS	I/O8
С	I/O1	I/O2	<b>A</b> 5	A6	<b>I/O</b> 10	I/O9
D	Vss	I/O3	A17	A7	<b>I/O</b> 11	Vdd
E	Vdd	<b>I/O</b> 4	NC	A16	I/O12	Vss
F	I/O6	I/O5	A14	<b>A</b> 15	I/O13	I/O14
G	I/O7	NC	<b>A</b> 12	A13	WE	<b>I/O</b> 15
Н	NC	A8	<b>A</b> 9	A10	A11	NC

6442 tbl 11

6442 drw 02 \*Pin 28 can either be a NC or connected to Vss

## **Top View**

#### **Pin Descriptions**

A0 - A17	Address Inputs	Input
<u>CS</u>	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
<b>I/O</b> 0 - <b>I/O</b> 15	Data Input/Output	I/O
V <sub>DD</sub>	3.3V Power	Pwr
Vss	Ground	Gnd
		6442 tbl 01

## **SOJ Capacitance**

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	8	pF

6442 tbl 02

### **48 BGA Capacitance**

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit					
Cin	Input Capacitance	Vin = 3dV	6	pF					
Cilo	I/O Capacitance	Vout = 3dV	7	pF					
NOTE									

#### NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Symbol	Rating	Value	Unit
Vdd	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to V <sub>DD</sub> +0.5	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	1	W
Іоит	DC Output Current 50		mA
			6442 tbl 04

### Absolute Maximum Ratings<sup>(1)</sup>

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Recommended Operating Temperature and Supply Voltage**

Grade Temperature		Vss	Vdd
Commercial	0°C to +70°C	0V	See Below
Industrial	$-40^{\circ}$ C to $+85^{\circ}$ C	0V	See Below

6442 tbl 05

#### **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
V⊩	Input High Voltage	2.0		VDD+0.3 <sup>(1)</sup>	۷
Vil	Input Low Voltage	-0.3 <sup>(2)</sup>		0.8	۷

NOTES:

6442 tbl 06

1. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.

2. VIL (min.) = -2V for pulse width less than 5ns, once per cycle.

## Truth Table<sup>(1)</sup>

<u>cs</u>	ŌĒ	WĒ	BLE	BHE	I/O0-I/O7	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAOUT	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAOUT	High Byte Read
L	L	Н	L	L	DATAOUT	DATAout	Word Read
L	Х	L	L	L	DATAN	DATAIN	Word Write
L	Х	L	L	Н	DATAin	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

6442 tbl 03

#### **DC Electrical Characteristics**

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT71V416		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	Vcc = Max., VIN = Vss to VDD	_	5	μA
LO	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{H}, V_{OUT} = V_{SS} to V_{DD}$	_	5	μA
Vol	Output Low Voltage	$I_{OL} = 8mA$ , $V_{DD} = Min$ .	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, $VDD = Min$ .	2.4	_	V

6442 tbl 07

### **DC Electrical Characteristics**<sup>(1, 2, 3)</sup>

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

					71V41	6S/L10	71V41	6S/L12	71V41	6S/L15	
Symbol	Parameter		Com'l.	Ind. <sup>(5)</sup>	Com'l.	Ind.	Com'l.	Ind.	Unit		
lcc	c Dynamic Operating Current $\overline{CS} \leq V_{LC}$ , Outputs Open, VDD = Max., f = fMAX <sup>(4)</sup>		200	200	180	180	170	170	mA		
			180	I	170	170	160	160			
lsв	Dynamic Standby Power Supply Current		70	70	60	60	50	50	mA		
	$\overline{CS} \ge VHC$ , Outputs Open, VDD = Max., f = fMAX <sup>(4)</sup>	L	50	I	45	45	40	40			
ISB1	Full Standby Power Supply Current (static) $\overline{CS} \ge V_{HC}$ , Outputs Open, VDD = Max., f = 0 <sup>(4)</sup>		20	20	20	20	20	20	mA		
			10		10	10	10	10			

NOTES:


6442 tbl 08


1. All values are maximum guaranteed values. 2. All inputs switch between 0.2V (Low) and VDD -0.2V (High).

3. Power specifications are preliminary.

4. fMAX = 1/trc (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.

5. Standard power 10ns (S10) speed grade only.





\*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	Figures 1,2 and 3

Figure 3. Output Capacitive Derating

8 20 40 60 80 100 120 140 160 180 200 CAPACITANCE (pF)

6442 drw 05

6442 tbl 10

### **AC Electrical Characteristics**

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)


		71V416	S/L10 <sup>(2)</sup>	71V41	6S/L12	71V416S/L15		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	- -							-
tRC	Read Cycle Time	10		12		15		ns
taa	Address Access Time		10		12		15	ns
tacs	Chip Select Access Time		10		12		15	ns
ta_z <sup>(1)</sup>	Chip Select Low to Output in Low-Z	4		4	—	4	_	ns
tснz <sup>(1)</sup>	Chip Select High to Output in High-Z		5		6		7	ns
tOE	Output Enable Low to Output Valid		5		6		7	ns
tolz <sup>(1)</sup>	Output Enable Low to Output in Low-Z	0		0	_	0	_	ns
tонz <sup>(1)</sup>	Output Enable High to Output in High-Z	_	5		6		7	ns
toн	Output Hold from Address Change	4		4	_	4		ns
tBE	Byte Enable Low to Output Valid		5		6		7	ns
tBLZ <sup>(1)</sup>	Byte Enable Low to Output in Low-Z	0		0		0	_	ns
tbHz <sup>(1)</sup>	Byte Enable High to Output in High-Z		5		6		7	ns
WRITE CYCL	E	·		-			•	-
twc	Write Cycle Time	10		12		15	_	ns
taw	Address Valid to End of Write	8		8		10		ns
tcw	Chip Select Low to End of Write	8		8		10	—	ns
tBW	Byte Enable Low to End of Write	8		8		10		ns
tAS	Address Set-up Time	0		0		0		ns
twr	Address Hold from End of Write	0		0		0	_	ns
twp	Write Pulse Width	8		8		10	_	ns
tDW	Data Valid to End of Write	5		6		7	_	ns
tDH	Data Hold Time	0		0	_	0	-	ns
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	3		3		3	_	ns
twHz <sup>(1)</sup>	Write Enable Low to Output in High-Z		6		7		7	ns

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


2. Low power 10ns (L10) speed 0°C to +70°C temperature range only.

## Timing Waveform of Read Cycle No. 1<sup>(1,2,3)</sup>



3. OE, BHE, and BLE are LOW.

#### Timing Waveform of Read Cycle No. 2<sup>(1)</sup>




6442 drw 07

#### NOTES:

1.  $\overline{\text{WE}}$  is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.

3. Transition is measured ±200mV from steady state.




## Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)<sup>(1,2,4)</sup>


#### NOTES:

- 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured  $\pm 200 \text{mV}$  from steady state.

## Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)<sup>(1,3)</sup>




### Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)<sup>(1,3)</sup>



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$ , LOW  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$ , and a LOW  $\overline{\text{WE}}$ .
- 2. During this period, I/O pins are in the output state, and input signals must not be applied.
- 3. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.

#### **Ordering Information**



\* Commercial only for low power 10ns (L10) speed grade.

6442 drw 11a

**Commercial and Industrial Temperature Ranges** 

## **Datasheet Document History**

10/13/03

Released datasheet



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.