



Design Target Revision 050212

# M695SDM Voltage Controlled SAW Oscillator

#### **DESCRIPTION**

The M695SDM Voltage Controlled SAW Oscillator (VCSO) is a single output low noise oscillator that incorporates an analog X2 frequency multiplier to provide an output frequency that is twice that of the fundamental VCSO frequency.

The M695SDM makes use of IDT's RF circuit design capability and SAW technology to provide a high level of performance. The fundamental frequency VCSO is implemented as a discrete circuit with varactor tuning to give the lowest possible phase noise. A SAW quartz delay line is the frequency controlling element in the oscillator resulting in low phase noise, temperature stability, and a repeatable linear tuning characteristic. An RF transistor is used for frequency multiplication.

The M695SDM VCSO is manufactured on a 13x20 mm FR4 PCB. A Metal cover is used to protect the circuitry and provide RF shielding.

#### **FEATURES**

- Low jitter
  - o 20 fs rms from 10 kHz to 50 MHz
- 13x20 mm Surface Mount FR4 PCB
- +5.0V Power Supply
- RoHS Compliant

#### **APPLICATIONS**

- Frequency Translation
- De-jitter Phase Lock Loop Applications
- Clock and Data Retiming
- Low Noise Clocks

#### **ABSOLUTE MAX RATINGS**

Operating Temperature: -20°C to 85°C Storage Temperature: -55°C to 125°C

Power Supply Voltage: 5.5V Tuning Voltage: -0.5V to +5.5V



# **M695SDM**

Design Target Revision 050212

#### **SPECIFICATIONS**

Specifications apply at Vcc =5.0V and Tcase = 25°C unless otherwise specified


Parameter	Minimum	Typical	Maximum	Units	Notes
Center Frequency Range	1500		2100	MHz	Other frequencies available
Tuning Range		700		ppm	Vtune = 0.0V to 5.0V
APR	± 50			ppm	
Temperature Stability			250	ррт р-р	-20°C to 85°C
Power supply Pushing	-32		32	ppm/V	Vcc = 5.0V ± 2.5%
Kvco		165		ppm/V	
Tuning Linearity	-8		8	%	Deviation from best linear fit
Output Power	8	10	12	dBm	50Ω load
Harmonic Spurious			-30	dBc	
Sub-harmonic Spurious			-30	dBc	
Non-harmonic Spurious			-60	dBc	
VSWR, all phases			3:1		
SSB Phase Noise					
Δf = 10 kHz		-120		dBc/Hz	
Δf = 100 kHz		-140		dBc/Hz	
Δf = 1 MHz		-162		dBc/Hz	
Δf = 10 MHz		-165		dBc/Hz	
Δf > 20 MHz		-165		dBc/Hz	
RMS Jitter, 10 kHz to 50 MHz		20		fs	
Vcc	4.750	5.0	5.250	Volts	
Icc		60	75	mA	
Operating Temperature	-20		85	°C	Case temperature







Design Target Revision 050212

### **BLOCK DIAGRAM**



### **OUTLINE DRAWING**





0.250 MAX [6.35 MAX]		
0.062		

PIN CONNECTIONS				
PIN 1	Vin (TUNING VOLTAGE)			
PIN 2	NO CONNECTION			
PIN 3	GROUND			
PIN 4	RF DUTPUT			
PIN 5	NO CONNECTION			
PIN 6	VCC			

Pad Finish: Gold over Nickel Moisture Sensitivity: Level 1

### **M695SDM**

Design Target
Revision 050212

### **Ordering Information**

### Part Numbering Scheme

Part Number:	<u>M695SDM</u> – <u>XXX</u>
Device Number Output Frequency Code	

# Output Frequencies & Order Codes

Output Frequency Code	Output Frequency MHz
T01	1747.623000
T02	1747.030837
T03	1748.366885
T04	1748.793733
T05	2050.000000
T06	2000.000000
T07	1968.750000

Consult IDT for availability of other frequencies