

LCP1521S/LCP152DEE

ASD (Application Specific Devices)

Programmable transient voltage suppressor for SLIC protection

Features

- Dual programmable transient suppressor
- Wide negative firing voltage range: V_{MGL} = -150 V max.
- Low dynamic switching voltages: V_{FP} and V_{DGI}
- Low gate triggering current: I_{GT} = 5 mA max
- Peak pulse current: $I_{PP} = 30 \text{ A} (10/1000 \text{ µs})$
- Holding current: I_H = 150 mA min
- Low space consuming package

Description

These devices have been especially designed to protect new high voltage, as well as classical SLICs, against transient overvoltages.


Positive overvoltages are clamped by 2 diocles. Negative surges are suppressed by 2 thurstors, their breakdown voltage being referenced to -V_{BAT} through the gate.

These components present a very low gave triggering current (I_G.) in order to reduce the current constantion on printed circuit board during the firing phase.

Segefits

TRISILs™ arc r. it subject to ageing and provide a fail safe racde in short circuit for a better level of protection. Trisils are used to ensure equipment maets various standards such as UL60950, ITC950 / CSA C22.2, UL1459 and FCC part 68. Trisils have UL94 V0 approved resin (Trisils are UL497B approved [file: E136224]).

TM: TRISIL is a trademark of STMicroelectronics



Order codes

Part Vumber	Marking
LCP1521S	CP152S
LCP1521SFL	CP152S
LCP152.0EERL	LCP152

Figure 1. LCP1521S Functional diagram





Figure 2. LCP152DEE Functional diagram



1 Characteristics

Table 1. Standards compliance

	•	1		1	1
Standard	Peak surge voltage (V)	Voltage waveform	Required peak current (A)	Current waveform	Minimum serial resistor to meet standard (Ω)
GR-1089 Core First level	2500 1000	2/10 μs 10/1000 μs	500 100	2/10 μs 10/1000 μs	12 24
GR-1089 Core Second level	5000	2/10 μs	500	2/10 μs	24
GR-1089 Core Intra-building	1500	2/10 μs	100	2/10 μs	6
ITU-T-K20/K21	6000 1500	10/700 µs	150 37.5	5/310 μς	110 0
ITU-T-K20 (IEC 61000-4-2)	8000 15000	1/60 ns		nt discharge discharge	0
VDE0433	4000 2000	10/700 μs	100 50	5/310 µs	60 10
VDE0878	4000 2000	1.2/50 ¦!٤	100 50	1/20 µs	0
IEC61000-4-5	4000 4000	ι Դ ⁷ 0) μs 1 2/50 μs	100 100	5/310 µs 8/20 µs	60 0
FCC Part 68, lightning surge type A	1500 800	10/160 μs 10/560 μs	200 100	10/160 μs 10/560 μs	22.5 15
FCC Part 68, lightning surge type B	1000	9/720 µs	25	5/320 µs	0


Table 2. Thermal resistances

Table 2.	in erinal resistances			
Symko!	,(5)	Parameter	Value	Unit
k (S)	lunction to ambient	SO-8	120	° C/W
r · ιn(j-a)	Junction to ambient	QFN	140	- C/VV
50	, (0)			
Ob K				
le le				
c0/6				
0/05				
Or				

LCP1521S/LCP152DEE Characteristics

Electrical characteristics ($T_{amb} = 25^{\circ} C$) Table 3.

Symbol	Parameter
I _{GT}	Gate triggering current
I _H	Holding current
I _{RM}	Reverse leakage current LINE / GND
I _{RG}	Reverse leakage current GATE / LINE
V _{RM}	Reverse voltage LINE / GND
V _{GT}	Gate triggering voltage
V _F	Forward drop voltage LINE / GND
V _{FP}	Peak forward voltage LINE / GND
V _{DGL}	Dynamic switching voltage GATE / LINE
V _{RG}	Reverse voltage GATE / LINE
С	Capacitance LINE / GND




Absolute ratings ($T_{amb} = 25^{\circ}$ C, unless otherwise specified) Table 4.

Sy	ymbol		Parameter	loite d	Value	Unit
			C	10/1000 μs	30	
			202	8/20 μs	100	
			()	10/560 µs	35	
	I _{PP} F	Peak pulse current		5/310 μs	40	Α
				10/160 µs	50	
		115	, G	1/20 µs	100	
		(C)/	000	2/10 μs	150	
		Non repertive surge peak	on state ourrent	t = 20 ms	18	
ŀ		50 Hz sınusoidal)	dif-state current	t = 200 ms	10	Α
	<u>O'</u>	70 (12) siriudoridai)		t = 1 s	7	
	I _{GSM} N	Maximum gate current (5	0Hz sinusoidal)	t = 10 ms	2	Α
V	MLG N	Maximum voltage LINE/G	iND	-40° C < Tamb < +85° C	-150	V
V	MGL N	Maximum voltage GATE/L	INE	-40° C < Tamb < +85° C	-150	V
-	T _{stg} S	Storage temperature rang	je		-55 to +150	° C
(Maximum junction tempe	rature		150	- 0
VO.	T _L N	Maximum lead temperatu	re for soldering du	uring 10 s.	260	° C
Tak	ble 5.	Repetitive peak pu	ilse current			
S	Symbol	Definition	Example	% lpp		
		D: ': ()		100		

Table 5. Repetitive peak pulse current

Symbol	Definition	Example	% I
t _r	Rise time (µs)	Pulse waveform	100
t _p	Pulse duration (μs)	10/1000 μ s: $t_r = 10 \ \mu$ s $t_p = 1000 \ \mu$ s	50 0



Characteristics LCP1521S/LCP152DEE

Table 6. Parameters related to the diode LINE / GND ($T_{amb} = 25^{\circ} C$)

Symbol		Test condition	าร	Max	Unit
V _F	I _F = 5A		t = 500 μs	3	V
V _{FP} ⁽¹⁾	10/700 μs 1.2/50 μs 2/10 μs	1.5 kV 1.5 kV 2.5 kV	$R_S = 10 \Omega$ $R_S = 10 \Omega$ $R_S = 62 \Omega$	5 9 30	V

^{1.} See test circuit for V_{FP} (*Figure 4.*): R_S is the protection resistor located on the line card.

Table 7. Parameters related to the protection Thyristors ($T_{amb} = 25^{\circ}$ C, unless otherwise specified)

Symbol		Test	conditions		Тур	Max	Unit
I _{GT}	V _{GND / LINE} = -4	18 V			0.1	5	n)A
I _H	V _{GATE} = -48 V ⁽	1)			150	CC	mA
V_{GT}	at I _{GT}					2.5	V
I _{RG}	V _{RG} = -150 V V _{RG} = -150 V			$T_j = 25^{\circ} \text{ C}$ $T_j = 85^{\circ} \text{ C}$	(0)	5 50	μΑ
	$V_{GATE} = -48 V^{(3)}$			ote	41	70.	
V_{DGL}	10/700 μs	1.5 kV	$R_S = 10 \Omega$! _{PP} = 30 A	400	7	
	1.2/50 µs	1.5 kV	$R_S = 10 \Omega$			10	V
	2/10 μs	2.5 kV	5 ₁ = 62 Ω	$I_{PP} = 38 \text{ A}$	-	25	

^{1.} see functional holding current (I_H) test circuit

Table 8. Parameter Nelateo to diode and protection Thyristors (Tamb = 25° C, unless otherwise specified)

Symbol	Test conditions		Тур	Max	Unit
I _{Ri}	V _{GATE / LINE} = -1 V V _{RM} = -150 V VG _{ATE / LINE} = -1 V V _{RM} = -150 V	$T_{j} = 25^{\circ} \text{ C}$ $T_{j} = 85^{\circ} \text{ C}$		5 50	μΑ
Olejec	V_R = 50 V bias, V_{RMS} = 1 V, F = 1 MHz V_R = 2 V bias, V_{RMS} = 1 V, F = 1 MHz		15 35		pF
Obsulete Pi					
Obsole					

4/11

^{2.} see test circuit for $V_{\mbox{DG}}$ The oscillations with a time duration lower than 50ns are not taken into account.

LCP1521S/LCP152DEE Characteristics

Figure 3. Functional Holding Current (I_H) test circuit: GO-NO GO test





Figure 4. Test circuit for V_{FP} and V_{DGL} parameters



2 Technical information

Figure 5. LCP152 concept behavior




Figure 5. shows the classical protection circuit using the LCP152 crowpar concept. This topology has been developed to protect the new high voltage SI ICs. It allows to program the negative firing threshold while the positive clamping value is a Yest at GND.

When a negative surge occurs on one wire (L1 for example) a current IG flows through the base of the transistor T1 and then injects a current in the gate of the thyristor Th1. Th1 fires and all the surge current flows through the ground. If the surge when the current flowing through Th1 becomes less negative than the holding current IH, then Th1 switches off.

When a positive surge occurs on one wire (£1 for example) the diode D1 conducts and the surge current flows through the ground.

Figure 6. Example of PC5 layout based on LCP152S protection




Figure 6. shows the classical PCB layout used to optimize line protection.

The capacitor C is used to speed up the crowbar structure firing during the fast surge edges.

This allows to minimize the dynamical breakover voltage at the SLIC Tip and Ring inputs during fast strikes. Note that this capacitor is generally present around the SLIC - Vbat pin.

So to be efficient it has to be as close as possible from the LCP152 Gate pin and from the reference ground track (or plan) (see *Figure 6*.). The optimized value for C is 220 nF.

The series resitors Rs1 and Rs2 designed in *Figure 5.* represent the fuse resistors or the PTC which are mandatory to withstand the power contact or the power induction tests

imposed by the various country standards. Taking into account this fact the actual lightning surge current flowing through the LCP is equal to:

$$I_{surge} = V_{surge} / (R_g + R_s)$$

With

V _{surge} = peak surge voltage imposed by the standard.

R_a = series resistor of the surge generator

R_s = series resistor of the line card (e.g. PTC)

e.g. For a line card with 30 Ω of series resistors which has to be qualified under GR1089 Core 1000V 10/1000 μ s surge, the actual current through the LCP152 is equal to:

$$I_{surge} = 1000 / (10 + 30) = 25 A$$

The LCP152 is particularly optimized for the new telecom applications such as the fiber in the loop, the WLL, the remote central office. In this case, the operating voltages are smaller than in the classical system. This makes the high voltage SLICs particularly such able.

The schematics of Figure 7. give the most frequent topology used for these applications.

Figure 7. Protection of high voltage SLIC





Figure 3. Surge peak current versus overload Figure 9. duration

Relative variation of holding current versus junction temperature



5//

Package information 3

Table 9. **SO-8 Dimensions**





Figure 10. Footprint (dimensions in mm)



577 8/11





Table 10. QFN 3x3 6 Leads Package dimensions





9/11

Ordering information 4

Part Number	Marking	Package	Weight	Base qty	Delivery mode
LCP1521S	CP152S	SO-8	0.11 g	100	Tube
LCP1521SRL ⁽¹⁾	CP152S	30-6	0.11 g	2500	Tape and reel
LCP152DEERL ⁽¹⁾	LCP152	QFN 3x3 6L	0.022 g	3000	Tape and reel

^{1.} Preferred device

Revision history 5

Date	Revision	Description of Ciances
Sep-2003	1A	First issue.
08-Dec-2004	2	1/ Page 2 table 3: Thermol resistances changed from 130° C/W (SO-8) to 120° C/W at a room 170° C/W (QFN) to 140° C/W. 2/ SO-8 and QFN tootprint dimensions added.
17-Feb-2005	3	Table 9 טון אין 4: correction of typo on capacitance unit.
03-May-2005	4	Table 5 c page 3: I _{TSM} value @ t= 1s from 4 A to 4.5 A.
07-Jul-2006	5	F'eplaced QFN package illustration on page 1. Reformatted dccument to current layout standard. Values of I _{TSM} modified in Table 4. SO-8 package dimensions updated in Table 9.
ete Prof		

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia rics (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and servings described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property 'ig 't's 's granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warrancy covering the use in any manner whatsoever of such third party products or services or any intellectual property contained the rain.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF CANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VINING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OF WANDANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROFINITY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE VISED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST | roducts with provisions different from the statements and/or technical features set forth in this document shall immediately void any warran'ty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577