


## PWM PowerMOS controller

### Features

- High efficiency due to PWM control and PowerMOS driver
- Load dump protection
- Load power limitation
- External PowerMOS protection
- Limited output voltage slew rate

### Description

The L9610C is a monolithic integrated circuit working in PWM mode as controller of an external PowerMOS transistor in high side driver configuration.



Features of the device include controlled slope of the leading and trailing edge of the gate driving voltage, linear current limiting with protection timer, settable switching frequency (0, TTL compatible enable function, protection status output pin.

The device is mounted in SO16 micropackage.

**Table 1. Device summary**


Order code	Package	Packing
L9610C	SO16N	Tube
L9610C013TR	SO16N	Tape and reel

## Contents

<b>1</b>	<b>Block diagram</b> .....	<b>3</b>
<b>2</b>	<b>Pin description</b> .....	<b>4</b>
<b>3</b>	<b>Electrical specification</b> .....	<b>5</b>
3.1	Absolute maximum ratings .....	5
3.2	Thermal data .....	5
3.3	Electrical characteristics .....	5
<b>4</b>	<b>Functional description</b> .....	<b>7</b>
4.1	Pulse width comparator .....	7
4.2	Ground compatible triangle oscillator .....	7
4.3	Timer and protection latch .....	7
4.4	Under and overvoltage sense with load dump protection .....	7
4.5	Short circuit current regulation .....	9
4.6	Bandgap voltage reference .....	9
4.7	Charge pump .....	9
<b>5</b>	<b>Application circuit</b> .....	<b>11</b>
5.1	Controlling a 120 W halogen lamp with the L9610C dimmer .....	11
<b>6</b>	<b>Package information</b> .....	<b>13</b>
<b>7</b>	<b>Revision history</b> .....	<b>14</b>

# 1 Block diagram

Figure 1. Block diagram



Obsolete Product(s) - Obsolete

## 2 Pin description

Figure 2. Pin connection (top view)




Table 2. Pin functions

Pin	Name	Functions
1	INT	A capacitor connected between this pin and Out <sub>G</sub> defines the gate voltage slew rate.
2	IN	Analog input controlling the PWM ratio. The operating range of the input voltage is 0 to V <sub>R</sub> .
3	V <sub>R</sub>	Output of an internal voltage reference.
4	EN	TTL compatible input for switching off the output.
5	PWL	If this pin is connected to GND and V <sub>S</sub> > 13 V, the duty cycle and the frequency f <sub>o</sub> are reduced : this allows to transfer a constant power to the load.
6	O <sub>sc</sub>	Current sink and source stage connection of a triangle oscillator with definite voltage swing.
7	IND	Input of an operational amplifier for short current sensing and regulation.
8	NC	Not connected.
9	V <sub>S</sub>	Common supply voltage input.
10	GND	Common ground connection.
11	TIM	A capacitor connected between this pin and GND defines the protection delay time.
12	MON	Open collector monitoring output off the PowerMOS protection.
13, 15	P2, P1	Connection for the charge pump capacitor.
14	BS	The capacitor connected between this pin and the source of the PowerMOS allows to bootstrap the gate driving voltage.
16	Out G	Output for driving the gate of the external PowerMOS.

### 3 Electrical specification

#### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_S$	Max. supply voltage	26	V
	Transient peak supply voltage ( $R_1 \geq 100 \Omega$ ):		
	Load dump: 5 ms $\leq t_{rise} \leq 10$ ms; $\tau_f$ Fall time constant = 100 ms; $R_{SOURCE} \geq 0.5 \Omega$	60	V
	Field decay: 5 ms $\leq t_{fall} \leq 10$ ms; $\tau_r$ Rise time constant = 33 ms; $R_{SOURCE} \geq 10 \Omega$	-80	V
	Low energy spike: $t_{rise} = 1 \mu\sigma$ , $t_{fall} = 2$ ms, $R_{SOURCE} \geq 10 \Omega$	$\pm 100$	V
$I_S$	Max. supply current ( $t < 300$ ms)	0.3	A
$V_{IN}$	Input voltage	$-0.3 < V_{IN} < V_S - 2.5$	V
$T_J / T_{stg}$	Junction and storage temperature range	-55 to 150	$^{\circ}\text{C}$

#### 3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
$R_{th j-amb}$	Thermal resistance junction-alumina	Max. 50	$^{\circ}\text{C}/\text{W}$

#### 3.3 Electrical characteristics

Table 5. Electrical characteristics

( $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to  $85 \text{ }^{\circ}\text{C}$ ;  $6 \text{ V} < V_S < 16 \text{ V}$  unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_S$	Operating supply voltage		6		16	V
$I_q$	Quiescent current			2.5	6	mA
$V_{SC}$	Internal supply voltage clamp	$I_S = 200 \text{ mA}$	28	32	36	V
$V_{SH}$	Supply voltage high threshold		16	18.5	21	V
$V_{SL}$	Supply voltage low threshold		4	5	6	V
$V_R$	Reference voltage		3.3	3.5	3.7	V
$I_R$	Reference current	$\Delta V_R \leq 100 \text{ mV}$			1	mA
$V_{INL}$	Input low threshold		0.13	0.15	0.2	$V_{IN}/V_R$

**Table 5. Electrical characteristics (continued)**  
 ( $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ ;  $6\text{ V} < V_S < 16\text{ V}$  unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$K_F$	Oscillator freq. constant	(1)	800		2500	nF/s
$K_S$	Gate voltage slew rate constant	(2)	3	5	9	nFV/ms
$K_T$	Protection time delay constant	(3)	0.12		0.44	ms/nF
$V_{Si}$	Sense input volt.		80	100	120	mV
$V_{GON}$	Gate driving volt. above $V_S$	$V_S = 16\text{ V}$	8		16	V
$V_{GOFF}$	Gate voltage in off condition	$I_G = 100\text{ }\mu\text{A}$			1.2	V
$I_{IN}$	Input current		-5	-1		$\mu\text{A}$
$V_{ENL}$	Low enable voltage				0.8	V
$V_{ENH}$	High enable voltage		2.0			V
$I_{EN}$	Enable input current				2	$\mu\text{A}$
SR	Slew rate	without $C_S$		0.5		V/ $\mu\text{s}$
$V_{MONsat}$	Saturation voltage (pin 12)	$V_{MON} = 2.5\text{ mA}$			1.5	V

1.  $f_0 = K_F/C_F$
2.  $dV_G/(dt) = K_S/C_S$
3.  $t_{prot} = K_T C_T$

## 4 Functional description

### 4.1 Pulse width comparator

A ground compatible comparator generates the PWM signal which controls the gate of the external PowerMOS. The slopes of the leading and trailing edges of the gate driving signal are defined by the external capacitor  $C_S$  according to :

$$dV_G/(dt) = K_S/C_S$$

This feature allows to optimize the switching speed for the power and RFI performance best suited for the application.

The lower limit of the duty cycle is fixed at 15 % of the ratio between the input and the reference voltage (see [Figure 3](#)). Input voltages lower than this value disable the internal oscillator signal and therefore the gate driver.

### 4.2 Ground compatible triangle oscillator

The triangle oscillator provides the switching frequency  $f_0$  set by the external capacitor  $C_F$  according to:

$$f_0 = K_F/C_F$$

If the pin PWL (power limitation) is connected to ground and  $V_S$  is higher than the PWL threshold voltage, the duty cycle and the  $f_0$  frequency are reduced: this allows to transfer a constant power to the load (see [Figure 4](#)).

### 4.3 Timer and protection latch

When an overcurrent occurs, the device starts charging the external capacitor  $C_T$  ; the protection time is set according to :

$$t_{\text{prot}} = K_T \cdot C_T$$

After the overcurrent protection time is reached, the PowerMOS is switched-off ; this condition is latched by setting an internal flip-flop and is externally monitored by the low state of the MON pin.

To reset the latch the supply voltage has to fall below  $V_{SL}$  or the device must be switched off.

### 4.4 Under and overvoltage sense with load dump protection

The undervoltage detection feature resets the timer and switches off the output driving signal when the supply voltage is less than  $V_{SL}$ .

If the supply voltage exceeds the max operating supply voltage value, an internal comparator disables the charge pump, the oscillator and the external PowerMOS.

In both cases the thresholds are provided with suitable hysteresis values.

The load dump protection function allows the device to withstand, for a limited time, high overvoltages. It consists of an active clamping diode which limits the circuit supply voltage to

$V_{CLAMP}$  and an external current limiting resistor  $R_1$ . The maximum pulse supply current (see abs. max. ratings) is equal to 0.3 A. Therefore the maximum load dump voltage is given by:

$$V_{DUMP} = V_{SC} + 0.3R_1$$

In this condition the gate of the PowerMOS is held at the GND pin potential and thus the load voltage is :

$$V_L = V_S - V_{CLAMP} - V_{GS}$$

Figure 3. Typical transfer curve





Figure 4. The typical waveforms for the power limitation function





## 4.5 Short circuit current regulation

The maximum load current in the short circuit condition can be chosen by the value of the current sensing resistor  $R_S$  according to :

$$I_{SC} = V_{SI}/R_S$$

Two identical  $V_S$  compatible comparators are provided to realize the short circuit protection.

After reaching the lower threshold voltage (typical value  $V_{SI}$ -10 mV), the first comparator enables the timer and the gate is driven with the full continuous pump voltage : when the upper threshold voltage value is reached the second comparator maintains the chosen  $I_{SC}$  driving the NMOS gate in continuous mode.

This function, showed in [Figure 5.](#), speeds up the switch on phase for a lamp as a load.

## 4.6 Bandgap voltage reference

The circuit provides a reference voltage which may be used as control input voltage through a resistive divider. This reference is protected against the short circuit current.

## 4.7 Charge pump

The charge pump circuit holds the N-MOS gate above the supply voltage during the ON phase. This circuit consists of an RC astable which drives a comparator with a push-pull output stage. The external charge pump capacitor  $C_P$  must be at least equal to the NMOS parasitic input capacitance.


For fast gate voltage variation  $C_P$  must be increased or the bootstrap function can be used. The bootstrap capacitor should be at least 10 times greater than the PowerMOS parasitic capacitance.

The charge pump voltage  $V_{PUMP}$  can reach to :

$$V_{PUMP} = 2V_S - V_{BE} - V_{CESAT}$$


The circuit is disabled if the supply voltage is higher than  $V_{SH}$ .

Figure 5. Typical waveforms for short circuit current condition.



## 5 Application circuit

Figure 6. Application circuit



1. All node voltages are referred to ground pin (GND).
2. The currents flowing in the arrow direction are assumed positive  
 without  $C_{BS}$  :  $C_P = 1 \text{ nF}$   
 without  $C_{BS}$  :  $C_{BS}$  must be at least 10 times higher than the gate capacitance :  $C_P = 100 \text{ pF}$ .


### 5.1 Controlling a 120 W halogen lamp with the L9610C dimmer

The L9610C lamp dimmer is used to control the brightness of vehicle headlamps using H4 type lamps (see [Figure 7](#)). With switch S1 open the full supply voltage is applied to the lamps: closing the switch it is possible to reduce the average lamp voltage as desired:

$$V_L = V_S \frac{R_3}{R_2 + R_3}$$

If pin 5 is connected to ground the average lamp voltage is constant, even for supply voltages in excess of 13 V.

Figure 7. Application circuit with controlling a 120 W halogen lamp



The sensing resistor  $R_S$  and timing capacitor  $C_t$  should be dimensioned according to :

$$R_S = \frac{V_{Si}}{2I_{nom}(@V_S = 14V)}$$

$$C_t = \frac{2 \times \text{limitation time}}{K_T}$$

In normal conditions ( $V_{CC} = 14 V$ , maximum brightness) the voltage drop across the sense resistor must be 50 mV. The current limiter intervenes at twice the nominal current,  $I_{nom}$ .

The timing capacitor  $C_t$  ( $V_{ct} = 3.5 V$ ) must be chosen so that the delay before intervention is twice the duration of the current limitation at power-on.

The optimal value of the oscillator frequency, taking tolerances into account, must be slightly higher than the frequency at which lamp flicker is noticeable (min 60 Hz).


The switching times are a compromise between possible EMI and switching power losses. The recommended value for  $C_S$  is 47 pF.

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).

ECOPACK<sup>®</sup> is an ST trademark.

**Figure 8. SO16 narrow mechanical data and package dimensions**



## 7 Revision history

**Table 6. Document revision history**

Date	Revision	Changes
09-Oct-2000	1	Initial release.
18-Feb-2009	2	Document reformatted. Added <a href="#">Table 1: Device summary on page 1</a> . Updated <a href="#">Section 6: Package information on page 13</a> .

Obsolete Product(s) - Obsolete Product(s)

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)