

STE45NK80ZD

N-channel 800V - 0.11Ω - 45A ISOTOP SuperFREDmesh™ MOSFET

General features

| Туре | V _{DSS} | R _{DS(on)} | I _D | Pw |
|-------------|------------------|---------------------|----------------|------|
| STE45NK80ZD | 800V | <0.13Ω | 45A | 600W |


- Extremely high dv/dt capability
- 100% avalanche tested
- Very low intrinsic capacitances
- Very good manufacturing repeatibility

Description


The SuperFREDMesh™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

Applications

roducile ■ Switching application



Internal schematic diagram



Order codes

| Part number | Marking | Package | Packaging |
|-------------|-----------|---------|-----------|
| STE45NK80ZD | E45NK80ZD | ISOTOP | Tube |

Contents STE45NK80ZD

Contents

2/13

| 1 | Electrical ratings |
|-------|--|
| 2 | Electrical characteristics 5 2.1 Electrical characteristics (curves) 7 |
| 3 | Test circuit |
| 4 | Package mechanical data |
| 5 | Revision history |
| 00501 | Revision history |

STE45NK80ZD Electrical ratings

1 Electrical ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|-------------|--------|
| V _{DS} | Drain-source voltage (V _{GS} = 0) | 800 | V |
| V _{DGR} | Drain-gate voltage (R _{GS} = 20 kW) | 800 | V |
| V _{GS} | Gate- source voltage | ± 30 | V |
| I _D | Drain Current (continuous) at T _C = 25°C (Steady State) | 45 | A A |
| I _D | Drain Current (continuous) at T _C = 100°C | 28 | Α |
| I _{DM} ⁽¹⁾ | Drain Current (pulsed) | 180 | Α |
| P _{TOT} | Total Dissipation at T _C = 25°C (steady state) | 600 | W |
| P _{TOT} | Derating factor | 5 | W/°C |
| V _{ESD(G-S)} | Gate source ESD(HBM-C=100pF, R=1.5kW) | 7 | KV |
| dv/dt (2) | Peak diode recovery voltage slope | 8 | V/ns |
| V _{ISO} | Insulation withstand voltage (AC-RMS) from all four terminals to external heatsink | 2500 | V |
| T _j Tstg | Operating junction temperature Storage temperature | - 65 to 150 | °C |

^{1.} Pulse width limited by safe operating area

Table 2. Thermal data

| Rthj-case | Thermal Resistance Junction-case Max | 0.2 | °C/W |
|-----------|---|-----|------|
| Rthj-amb | Thermal Resistance Junction-ambient Max | 40 | °C/W |

Table 3. Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max) | 45 | Α |
| E _{AS} | Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V) | 1.2 | J |

^{2.} $I_{SD} \leq 45A$, di/dt £ 500 A/ μ s, $V_{DD} \leq V_{(BR)DSS}$.

STE45NK80ZD **Electrical characteristics**

2 **Electrical characteristics**

(T_{CASE}=25°C unless otherwise specified)

Table 4. On/off states

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|--|---|------|------|-----------|--------------------------|
| V _{(BR)DSS} | Drain-source Breakdown Voltage | $I_D = 1 \text{ mA}, V_{GS} = 0$ | 800 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current (V _{GS} = 0) | V_{DS} = Max Rating V_{DS} = Max Rating, T_{C} = 125 °C | | | 10 100 | μ Α μ Α |
| I _{GSS} | Gate-body Leakage Current (V _{DS} = 0) | V _{GS} = ± 20V | | | ±10 | μΑ |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 150 \mu A$ | 2.5 | 3.75 | 4.5 | ٧ |
| R _{DS(on)} | Static Drain-source On Resistance | V _{GS} = 10V, I _D = 22.5 A | | 0.11 | 0.13 | Ω |
| | | | | 90 | | |
| Table 5. | Dynamic | | OYC | | | _ |
| Cymbol | Doromotor | Tost conditions | Min | Tvn | Max | Hnit |

Table 5. **Dvnamic**

| | - J. I. | | | | | |
|--|---|---|------------|--------------------------|---------|----------------------|
| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
| 9 _{fs} (1) | Forward transconductance | V _{DS} = 15V _, I _D = 22.5 A | | 35 | | S |
| C _{iss} C _{oss} C _{rss} | Input capacitance Output capacitance Reverse transfer capacitance | $V_{DS} = 25V, f = 1 \text{ MHz}, $ $V_{GS} = 0$ | | 26000 1620 260 | | pF pF pF |
| C _{oss eq.} (2) | Equivalent output capacitance | V _{GS} = 0V, V _{DS} = 0V to 720V | | 700 | | pF |
| $\begin{array}{c} t_{\text{d(on)}} \\ t_{\text{r}} \\ t_{\text{d(off)}} \\ t_{\text{f}} \end{array}$ | Turn-on delay time Rise time Turn-off delay time Fall time | $V_{DD} = 400 \text{ V}, I_{D} = 20 \text{ A}$ $R_{G} = 4.7\Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 18</i>) | | 105 128 350 174 | | ns ns ns ns |
| $egin{array}{c} Q_{ m g} \ Q_{ m gd} \end{array}$ | Total gate charge Gate-source charge Gate-drain charge | $V_{DD} = 400 \text{ V}, I_D = 40 \text{ A},$ $V_{GS} = 10 \text{ V}$ | | 558 121 307 | 781 | nC nC nC |
| 2. Coss eq | Pulse duration = 300 µs, duty cy is defined as a constant equivals from 0 to 80% V _{DSS} . | cle 1.5 %. ent capacitance giving the same | charging t | ime as Co | ss when | V_{DS} |

^{1.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.

^{2.} Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS} .

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--|--|---|------|---------------------|-----------|---------------|
| I _{SD} | Source-drain current Source-drain current (pulsed) | | | | 45 180 | A A |
| V _{SD} ⁽²⁾ | Forward on voltage | I _{SD} = 45 A, V _{GS} = 0 | | | 1.6 | V |
| t _{rr} Q _{rr} I _{RRM} | Reverse recovery time Reverse recovery charge Reverse recovery current | I_{SD} = 40 A, di/dt = 100A/µs V_{DD} = 50 V, T_j = 25°C | | 375 4.65 24.8 | | ns μC A |
| t _{rr} Q _{rr} I _{RRM} | Reverse recovery time Reverse recovery charge Reverse recovery current | $I_{SD} = 40 \text{ A, di/dt} = 100 \text{A/µs}$ $V_{DD} = 50 \text{ V, T}_j = 150 ^{\circ}\text{C}$ | | 568 9.66 34 | | ns μC A |

Table 6. Source drain diode

Table 7. Gate-source zener diode

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|----------|-------------------------------|---------------------------|------|------|------|------|
| BV_GSO | Gate-source breakdown voltage | Igs=± 1mA (open drain) | 30 | | | ٧ |

2.1 Protection features of gate-to-source zener diodes

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^{1.} Pulse width limited by safe operating area.

^{2.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.

Electrical characteristics STE45NK80ZD

2.2 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics




Figure 5. Transconductance

Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Fig vs temperature

Figure 10. Normalized on resistance vs temperature






Figure 11. Source-drain diode forward characteristics

Figure 12. Normalized B_{VDSS} vs temperature



Electrical characteristics STE45NK80ZD

Figure 13. Avalanche energy vs starting Tj



Obsolete Product(s). Obsolete Product(s)

STE45NK80ZD Test circuit

3 Test circuit

Figure 14. Unclamped Inductive load test circuit

Figure 15. Unclamped inductive waveform




Figure 16. Switching times test circuit for resistive load

Figure 17. Gate charge test circuit





Figure 18. Test circuit for inductive load switching and diode recovery times




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Productis). Obsolete Productis)

ISOTOP MECHANICAL DATA

| DIM. | | mm | | | inch | |
|------|-----------|----|------|-------|------|-------|
| DIW. | MIN. TYP. | | MAX. | MIN. | TYP. | MAX. |
| Α | 11.8 | | 12.2 | 0.466 | | 0.480 |
| В | 8.9 | | 9.1 | 0.350 | | 0.358 |
| С | 1.95 | | 2.05 | 0.076 | | 0.080 |
| D | 0.75 | | 0.85 | 0.029 | | 0.033 |
| E | 12.6 | | 12.8 | 0.496 | | 0.503 |
| F | 25.15 | | 25.5 | 0.990 | | 1.003 |
| G | 31.5 | | 31.7 | 1.240 | | 1.248 |
| Н | 4 | | | 0.157 | | |
| J | 4.1 | | 4.3 | 0.161 | | 0.169 |
| K | 14.9 | | 15.1 | 0.586 | | 0.594 |
| L | 30.1 | | 30.3 | 1.185 | | 1.193 |
| М | 37.8 | | 38.2 | 1.488 | | 1.503 |
| N | 4 | | | 0.157 | | |
| 0 | 7.8 | | 8.2 | 0.307 | | 0.322 |



Obsole

Revision history STE45NK80ZD

5 Revision history

Table 8. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 24-May-2005 | 1 | First Release |
| 10-Jun-2005 | 2 | Inserted new row in Table 6.: Switching times |
| 28-Sep-2005 | 3 | Complete version |
| 14-Oct-2005 | 4 | Modified Figure 3, Figure 6 |
| 06-Mar-2006 | 5 | New Stylesheet |
| 29-Mar-2006 | 6 | Modified value on <i>Table 4</i> . |
| 27-Jun-2006 | 7 | New template, no content change |
| solete Prof | Auctle | Obsolete Product(s) |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com