SLOS318H-MAY 2000-REVISED MAY 2011





HIGH-SPEED, LOW-NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

Check for Samples: THS4130, THS4131

#### **FEATURES**

- **High Performance** 
  - 150 MHz, -3 dB Bandwidth ( $V_{CC} = \pm 15 \text{ V}$ )
  - 51 V/us Slew Rate
  - 100 dB Third Harmonic Distortion at 250 kHz
- **Low Noise** 
  - 1.3 nV/√Hz Input-Referred Noise

RUMENTS

- **Differential-Input/Differential-Output** 
  - Balanced Outputs Reject Common-Mode Noise
  - Reduced Second-Harmonic Distortion Due to Differential Output
- Wide Power-Supply Range
  - V<sub>CC</sub> = 5 V Single Supply to ±15 V Dual
- $I_{CC(SD)}$  = 860 µA in Shutdown Mode (THS4130)


#### **APPLICATIONS**

- **Single-Ended To Differential Conversion**
- **Differential ADC Driver**
- **Differential Antialiasing**
- **Differential Transmitter And Receiver**
- **Output Level Shifter**

#### DESCRIPTION

The THS413x is one in a family of fully-differential input/differential output devices fabricated using Texas Instruments' state-of-the-art **BiComl** complementary bipolar process.

The THS413x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise reiection improved total harmonic distortion.





#### HIGH-SPEED DIFFERENTIAL I/O FAMILY

DEVICE	NUMBER OF CHANNELS	SHUTDOWN
THS4130	1	Х
THS4131	1	-

#### **RELATED DEVICES**

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/µs, 3.7 nV/√Hz
THS414x	160 MHz, 450 V/µs, 6.5 nV/√ <del>Hz</del>
THS415x	180 MHz, 850 V/μs, 9 nV/√ <del>Hz</del>





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **AVAILABLE OPTIONS**(1)

PACKAGED DEVICES									
	SMALL OUTLINE	MSOP PowerP	PAD™	MSOP	EVALUATION				
T <sub>A</sub>	(D)	(DGN)	(DGN) SYMBOL (DGK)		SYMBOL	MODULES			
0°C to 170°C	THS4130CD	THS4130CDGN	AOB	THS4130CDGK	ATP	THS4130EVM			
0°C to +70°C	THS4131CD	THS4131CDGN	AOD	THS4131CDGK	ATQ	THS4131EVM			
40°C to 185°C	THS4130ID	THS4130IDGN	AOC	THS4130IDGK	ASO	_			
–40°C to +85°C	THS4131ID	THS4131IDGN	AOE	THS4131IDGK	ASP	_			

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

			UNIT
V <sub>CC</sub> - to V <sub>CC</sub> +	Supply voltage		±33 V
VI	Input voltage		±V <sub>CC</sub>
I <sub>O</sub> <sup>(2)</sup>	Output current	150 mA	
V <sub>ID</sub>	Differential input voltage	±6 V	
	Continuous total power dissipation	See Dissipation Rating table	
T <sub>J</sub> <sup>(3)</sup>	Maximum junction temperature	+150°C	
T <sub>J</sub> <sup>(4)</sup>	Maximum junction temperature, con	tinuous operation, long-term reliability	+125°C
T <sub>A</sub>	Operating free-air temperature	C-suffix	0°C to +70°C
		I-suffix	-40°C to +85°C
T <sub>STG</sub>	Storage temperature	−65°C to +150°C	
	ESD ratings:	НВМ	2500 V
		CDM	1500 V
		MM	200 V

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The THS413x may incorporate a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the PowerPAD thermally-enhanced package.
- (3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

#### **DISSIPATION RATING TABLE**

			POWER RATING <sup>(2)</sup>		
PACKAGE	θ <sub>JA</sub> <sup>(1)</sup> (°C/W)	θ <sub>JC</sub> (°C/W)	T <sub>A</sub> = +25°C	$T_A = +85^{\circ}C$	
D	97.5	38.3	1.02 W	410 mW	
DGN	58.4	4.7	1.71 W	685 mW	
DGK	134	72	750 mW	300 mW	

1) This data was taken using the JEDEC standard High-K test PCB.

Power rating is determined with a junction temperature of +125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below +125°C for best performance and long-term reliability.



#### RECOMMENDED OPERATING CONDITIONS

		MIN	TYP MAX	UNIT
Supply voltage V to V	Dual supply Single supply		±15	
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>			30	V
On a realize a fine a rein to reconstruct. The	C-suffix	0	+70	00
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	+85	

#### **ELECTRICAL CHARACTERISTICS**(1)

 $V_{CC}\text{=}~\pm5$  V,  $R_{L}$  = 800 $\Omega$ , and  $T_{A}$  = +25 $^{\circ}C$ , unless otherwise noted.

	PARAMETER	TES	T CONDITIONS	MIN TYP	MAX	UNIT			
DYNAM	IC PERFORMANCE								
		V <sub>CC</sub> = 5	Gain = 1, $R_f$ = 390 $\Omega$	125					
	Small-signal bandwidth ( $-3$ dB), single-ended input, differential output, $V_I = 63$ mV <sub>PP</sub>	V <sub>CC</sub> = ±5	Gain = 1, $R_f$ = 390 $\Omega$	135					
BW	amoronian output, $v_1 = oo m v_{pp}$	V <sub>CC</sub> = ±15	Gain = 1, $R_f = 390 \Omega$	150		MHz			
BVV		V <sub>CC</sub> = 5	Gain = 2, $R_f = 750 \Omega$	80		IVIHZ			
	Small-signal bandwidth (–3 dB), single-ended input, differential output, V <sub>I</sub> = 63 mV <sub>PP</sub>	V <sub>CC</sub> = ±5	Gain = 2, $R_f = 750 \Omega$	85					
	amereriaai oatpat, vi = 00 mvpp	V <sub>CC</sub> = ±15	Gain = 2, $R_f = 750 \Omega$	90					
SR	Slew rate (2)	Gain = 1		52		V/µs			
	Settling time to 0.1%	04	/ main d	78		ns			
t <sub>s</sub>	Settling time to 0.01%	Step voltage = 2 V	, gain = 1	213		ns			
DISTOR	TION PERFORMANCE								
		., .	f = 250 kHz	-95					
		V <sub>CC</sub> = 5	f = 1 MHz	-81					
	Total harmonic distortion, differential input, differential		f = 250 kHz	-96					
	output, gain = 1, $R_f$ = 390 $\Omega$ , $R_L$ = 800 $\Omega$ , $V_O$ = 2 $V_{PP}$	$V_{CC} = \pm 5$	f = 1 MHz	-80					
			f = 250 kHz	-97		dBc			
THD		$V_{CC} = \pm 15$	f = 1 MHz	-80					
			f = 250 kHz	<b>-91</b>					
		$V_{CC} = \pm 5$	f = 1 MHz	<b>–75</b>					
	$V_O = 4 V_{PP}$		f = 250 kHz	<b>-91</b>					
		$V_{CC} = \pm 15$	f = 1 MHz	<b>–75</b>					
			$V_{CC} = \pm 2.5$	97					
	Spurious-free dynamic range, differential input,	V <sub>O</sub> = 2 V <sub>PP</sub>	$V_{CC} = \pm 5$	98					
SFDR	differential output, gain = 1, $R_f = 390 \Omega$ ,		V <sub>CC</sub> = ±15	99		dB			
	$R_L = 800 \Omega$ , $f = 250 \text{ kHz}$	., .,,	V <sub>CC</sub> = ±5	93					
		$V_O = 4 V_{PP}$	V <sub>CC</sub> = ±15	95					
Third int	ermodulation distortion	$V_{I(PP)} = 4 \text{ V, G} = 1$	, F1 = 3 MHz, F2 = 3.5 MHz	-53		dBc			
Third-or	der intercept	V <sub>I(PP)</sub> = 4 V, G = 1	, F1 = 3 MHz, F2 = 3.5 MHz	41.5		dB			
NOISE	PERFORMANCE					ı			
V <sub>n</sub>	Input voltage noise	f = 10 kHz		1.3		nV/√Hz			
l <sub>n</sub>	Input current noise	f = 10 kHz		1		pA/√Hz			
DC PEF	RFORMANCE	-				ı			
		$T_A = +25^{\circ}C$		71 78					
	Open-loop gain	T <sub>A</sub> = full range		69		dB			
		$T_A = +25^{\circ}C$		0.2	2				
	Input offset voltage	T <sub>A</sub> = full range			3	mV			
$V_{(OS)}$	Common-mode input offset voltage, referred to V <sub>OCM</sub>	T <sub>A</sub> = +25°C		0.2	3.5				
	Input offset voltage drift	T <sub>A</sub> = full range		4.5		μV/°C			
I <sub>IB</sub>	Input bias current	T <sub>A</sub> = full range		2	6	μA			
I <sub>os</sub>	Input offset current	T <sub>A</sub> = full range		100	500	nA			
	Offset drift			2		nA/°C			

<sup>(1)</sup> The full range temperature is  $0^{\circ}$ C to  $+70^{\circ}$ C for the C-suffix, and  $-40^{\circ}$ C to  $+85^{\circ}$ C for the I-suffix.

<sup>(2)</sup> Slew rate is measured from an output level range of 25% to 75%.



## **ELECTRICAL CHARACTERISTICS**(1) (continued)

 $V_{\text{CC}} = \pm 5~V,~R_L = 800\Omega,$  and  $T_A = +25^{\circ}C,$  unless otherwise noted.

PARAMETER		TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
NPUT (	CHARACTERISTICS	-		"			
CMRR	Common-mode rejection ratio	T <sub>A</sub> = full range		80	95		dB
V <sub>ICR</sub>	Common-mode input voltage range			-3.77 to 4.3	-4 to 4.5		V
R <sub>I</sub>	Input resistance	Measured into each input terminal			34		МΩ
Cı	Input capacitance, closed loop				4		pF
r <sub>o</sub>	Output resistance	Open loop			41		Ω
OUTPU	T CHARACTERISTICS						
		V <sub>CC</sub> = 5 V	T <sub>A</sub> = +25°C	1.2 to 3.8	0.9 to 4.1		
		V <sub>CC</sub> = 3 V	T <sub>A</sub> = full range	1.3 to 3.7	±4		
	Output voltage swing	V <sub>CC</sub> = ±5 V	$T_A = +25^{\circ}C$	±3.7			V
		VCC = IS V	T <sub>A</sub> = full range	±3.6			
		V <sub>CC</sub> = ±15 V	$T_A = +25^{\circ}C$	±10.5	±12.4		
		vCC = ±10 v	T <sub>A</sub> = full range	±10.2			
	Output current	$V_{CC} = 5 \text{ V}, R_L = 7 \Omega$	$T_A = +25^{\circ}C$	25	45		
		VCC = 5 V, INL = 7 22	T <sub>A</sub> = full range	20			
0		$V_{CC} = \pm 5 \text{ V}, R_L = 7 \Omega$	$T_A = +25^{\circ}C$	30	55		mA
O	Output current	VCC = ±5 V, KL = 7 12	T <sub>A</sub> = full range	28			
		$V_{CC} = \pm 15 \text{ V}, R_1 = 7 \Omega$	$T_A = +25^{\circ}C$	60	85		
		VCC = 110 V, IVL = 7 22	T <sub>A</sub> = full range	65			
POWER	SUPPLY						
/ <sub>cc</sub>	Supply voltage range	Single supply		4		33	V
, CC	Supply voltage range	Split supply		±2		±16.5	
		$V_{CC} = \pm 5 \text{ V}$	$T_A = +25^{\circ}C$		12.3	15	
СС	Quiescent current	vCC = ∓2 v	T <sub>A</sub> = full range			16	m/
		$V_{CC} = \pm 15 \text{ V}$	$T_A = +25^{\circ}C$		14		
00(00)	Quiescent current (shutdown) (THS4130 only) (3)	V = -5 V	T <sub>A</sub> = +25°C		0.86	1.4	m/
CC(SD)	Quioconi current (shutdown) (1110-100 only)	v = 0 v	T <sub>A</sub> = full range			1.5	111/
SRR	Power-supply rejection ratio (dc)		T <sub>A</sub> = +25°C	73	98		dB
JIVIV	Tower supply rejection ratio (do)		T <sub>A</sub> = full range	70			uБ

<sup>(3)</sup> For detailed information on the behavior of the power-down circuit, see the Power-Down Mode section in the Principles of Operation.



## **TYPICAL CHARACTERISTICS**


#### **TABLE OF GRAPHS**

			FIGURE
	Small-signal frequency response		Figure 1, Figure 2
	Small-signal frequency response (various supplies)		Figure 3
	Small-signal frequency response (various C <sub>F</sub> )		Figure 4
	Small-signal frequency response (various C <sub>L</sub> )		Figure 5
	Large-signal transient response (differential in/single out)		Figure 6
	Large-signal frequency response		Figure 7
CMMR	Common-mode rejection ratio	vs Frequency	Figure 8
	Cupply current	vs Free-air temperature	Figure 9
Icc	Supply current	vs Free-air temperature (shutdown state)	Figure 10
I <sub>IB</sub>	Input bias current	vs Free-air temperature	Figure 11
	Settling time		Figure 12
PSRR	Power-supply rejection ratio	vs Frequency (differential out)	Figure 13
	Large-signal transient response		Figure 14
THD	Total harmonic distortion	vs Frequency	Figure 15
	Second-harmonic distortion	vs Frequency	Figure 16, Figure 17
	Second-narmonic distortion	vs Output voltage	Figure 18, Figure 19
	Third house and distantion	vs Frequency	Figure 20, Figure 21
	Third-harmonic distortion	vs Output voltage	Figure 22, Figure 23
V <sub>n</sub>	Voltage noise	vs Frequency	Figure 24
In	Current noise	vs Frequency	Figure 25
V <sub>(OS)</sub>	Input offset voltage	vs Common-mode output voltage	Figure 26
Vo	Output voltage	vs Differential load resistance	Figure 27
Z <sub>0</sub>	Output impedance	vs Frequency	Figure 28



#### TYPICAL CHARACTERISTICS

#### SMALL-SIGNAL FREQUENCY RESPONSE



#### **SMALL-SIGNAL FREQUENCY RESPONSE**





Figure 2.

## SMALL-SIGNAL FREQUENCY RESPONSE (VARIOUS SUPPLIES)



# SMALL-SIGNAL FREQUENCY RESPONSE (VARIOUS C<sub>F</sub>)






Figure 4.




#### SMALL-SIGNAL FREQUENCY RESPONSE (VARIOUS C<sub>L</sub>)




#### LARGE-SIGNAL TRANSIENT RESPONSE (DIFFERENTIAL IN/SINGLE OUT)




#### LARGE-SIGNAL FREQUENCY RESPONSE





#### **COMMON-MODE REJECTION RATIO**


















#### **POWER-SUPPLY REJECTION RATIO**






#### Figure 13.

## **LARGE-SIGNAL TRANSIENT RESPONSE**



#### **TOTAL HARMONIC DISTORTION**



**SECOND-HARMONIC DISTORTION** 






Figure 16.




#### SECOND-HARMONIC DISTORTION




#### SECOND-HARMONIC DISTORTION



#### SECOND-HARMONIC DISTORTION




#### THIRD-HARMONIC DISTORTION






V<sub>n</sub> – Voltage Noise – nV/ √Hz


#### THIRD-HARMONIC DISTORTION




#### THIRD-HARMONIC DISTORTION



## THIRD-HARMONIC DISTORTION





**VOLTAGE NOISE** 






Figure 24.






## INPUT OFFSET VOLTAGE




#### **OUTPUT VOLTAGE**

Figure 25.



#### **OUTPUT IMPEDANCE**





#### **APPLICATION INFORMATION**

#### **RESISTOR MATCHING**

Resistor matching is important in fully-differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second-harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

 $V_{\text{OCM}}$  sets the dc level of the output signals. If no voltage is applied to the  $V_{\text{OCM}}$ pin, it is set to the midrail voltage internally defined as:

$$\frac{\left(V_{CC_{+}}\right) + \left(V_{CC_{-}}\right)}{2} \tag{1}$$

In the differential mode, the  $V_{OCM}$  on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1.  $V_{OCM}$  has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1  $\mu$ F capacitor on the  $V_{OCM}$  pin as a bypass capacitor. Figure 29 shows the simplified diagram of the THS413x.




Figure 29. THS413x Simplified Diagram



#### **DATA CONVERTERS**

Data converters are one of the most popular applications for the fully-differential amplifiers. Figure 30 shows a typical configuration of a fully-differential amplifier attached to a differential analog-to-digital converter (ADC).




Figure 30. Fully-Differential Amplifier Attached to a Differential ADC

Fully-differential amplifiers can operate with a single supply.  $V_{OCM}$  defaults to the midrail voltage,  $V_{CC}/2$ . The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output ( $V_{ref}$ ), then it is recommended to connect it directly to the  $V_{OCM}$  of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 31. Fully-Differential Amplifier Using a Single Supply



Some single-supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the circuit configuration of Figure 32 is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 32. Circuit With Improved Common-Mode Input Voltage

Equation 2 is used to calculate R<sub>PU</sub>:

$$R_{PU} = \frac{V_P - V_{CC}}{\left(V_{IN} - V_P\right) \frac{1}{RG} + \left(V_{OUT} - V_P\right) \frac{1}{RF}}$$
(2)

#### **DRIVING A CAPACITIVE LOAD**

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS413x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 33. A minimum value of 20  $\Omega$  should work well for most applications. For example, in 50- $\Omega$  transmission systems, setting the series resistor value to 50  $\Omega$  both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 33. Driving a Capacitive Load



#### **ACTIVE ANTIALIAS FILTERING**

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. Figure 34 presents a method by which the noise may be filtered in the THS413x.




Figure 34. Antialias Filtering

The transfer function for this filter circuit is:

$$H_{d}(f) = \left[ \frac{K}{-\left(\frac{f}{FSF \, x \, fc}\right)^{2} + \frac{1}{Q} \frac{jf}{FSF \, x \, fc} + 1} \right] x \left( \frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}} \right) \quad \text{Where } K = \frac{R2}{R1}$$

$$FSF \, x \, fc = \frac{1}{2\pi \sqrt{2} \, x \, R2R3C1C2} \quad \text{and} \quad Q = \frac{\sqrt{2} \, x \, R2R3C1C2}{R3C1 + R2C1 + KR3C1}$$
(4)

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$
 (5)

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc = 
$$\frac{1}{2\pi RC\sqrt{2 \text{ x mn}}}$$
 and Q =  $\frac{\sqrt{2 \text{ x mn}}}{1 + \text{m}(1 + \text{K})}$  (6)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.



#### PRINCIPLES OF OPERATION

#### THEORY OF OPERATION

The THS413x is a fully-differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully-differential amplifiers are differential in/differential out.




Figure 35. Differential Amplifier Versus a Fully-Differential Amplifier

To understand the THS413x fully-differential amplifiers, the definition for the pin outs of the amplifier are provided.

Input voltage definition 
$$V_{ID} = (V_{I+}) - (V_{I-})$$
  $V_{IC} = \frac{(V_{I+}) + (V_{I-})}{2}$ 

Output voltage definition  $V_{OD} = (V_{O+}) - (V_{O-})$   $V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2}$ 

Transfer function  $V_{OD} = (V_{O+}) - (V_{O-})$  (8)

Output voltage definition 
$$V_{OD} = (V_{O+}) - (V_{O-})$$
  $V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2}$  (8)

Transfer function 
$$V_{OD} = V_{ID} \times A_{(f)}$$
 (9)

Output common mode voltage  $V_{OC} = V_{OCM}$ (10)





Figure 36. Definition of the Fully-Differential Amplifier




Figure 37 and Figure 38 depict the differences between the operation of the THS413x fully-differential amplifier in two different modes. Fully-differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting  $R_f 1 = R_f 2 = R_f$  and  $R_{(q)} 1 = R_{(q)} 2 = R_{(q)} \Rightarrow A = R_f/R_{(q)}$ 

Figure 37. Amplifying Differential Signals



#### **RECOMMENDED RESISTOR VALUES**

GAIN	$R_{(g)}\Omega$	$R_f \Omega$
1	390	390
2	374	750
5	402	2010
10	402	4020

Figure 38. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_{O} = \frac{1}{2} V_{I} \tag{11}$$

The second output is equal and opposite in sign:

$$V_{O} = -\frac{1}{2} V_{I} \tag{12}$$



Fully-differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully-differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a 1- $V_{PP}$  ADC can only support an input signal of 1  $V_{PP}$ . If the output of the amplifier is 2  $V_{PP}$ , then it is not as practical to feed a 2- $V_{PP}$  signal into the targeted ADC. Using a fully-differential amplifier enables the user to break down the output into two 1- $V_{PP}$  signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2- $V_{PP}$  peak-to-peak signal into a 1- $V_{PP}$  differential ADC with the help of a fully-differential amplifier. The final result indicates twice as much dynamic range. Figure 39 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS413x fully-differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second-harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.




Figure 39. Fully-Differential Amplifier With Two 1-VPP Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully-differential amplifier is selected by the input resistor,  $R_{(g)}$ . If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully-differential amplifier. Figure 40 depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} = \frac{R_f}{R(g)} \left(1 + \frac{2R2}{R1}\right)$$

$$V_{IN1} \xrightarrow{THS4012} \frac{R_{(g)}}{R_2}$$

$$R_1 \xrightarrow{THS413x}$$

$$V_{IN2} \xrightarrow{THS4012} \frac{R_{(g)}}{R_{(g)}} \frac{R_f}{R_f}$$

$$R_1 \xrightarrow{THS413x}$$

Figure 40. Instrumentation Amplifier



#### CIRCUIT LAYOUT CONSIDERATIONS

To achieve the levels of high-frequency performance of the THS413x, follow proper printed-circuit board (PCB) high-frequency design techniques. A general set of guidelines is given below. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board are the best implementation.
- Short trace runs/compact part placements—Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.



#### **POWER-DOWN MODE**

The power-down mode is used when power saving is required. The power-down terminal  $(\overline{PD})$  found on the THS413x is an active low terminal. If it is left as a no-connect terminal, the device always stays on due to an internal 50 k $\Omega$  resistor to V<sub>CC</sub>. The threshold voltage for this terminal is approximately 1.4 V above V<sub>CC</sub>. This means that if the  $\overline{PD}$  terminal is 1.4 V above V<sub>CC</sub>, the device is active. If the  $\overline{PD}$  terminal is less than 1.4 V above V<sub>CC</sub>, the device is off. For example, if V<sub>CC</sub> = -5 V, then the device is on when PD reaches -3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V<sub>CC</sub> in order to turn the device off. Figure 41 shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M $\Omega$  in the power-down state.




Figure 41. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor ( $R_f$ ) and the gain resistor ( $R_{(g)}$ ) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed loop output impedance is shown in Figure 42.




Figure 42. Output Impedance (In Power-Down) vs Frequency




#### **GENERAL PowerPAD DESIGN CONSIDERATIONS**

The THS413x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted (see Figure 43a and Figure 43b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see Figure 43c). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of heatsinking.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, (*PowerPAD Thermally-Enhanced Package* SLMA002). This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



A. The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from V<sub>CC</sub> to V<sub>CC</sub>. Typically, the thermal pad is connected to the ground plane becase this plane tends to physically be the largest and is able to dissipate the most amount of heat.

Figure 43. Views of Thermally-Enhanced DGN Package



#### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (January 2010) to Revision H	Page
Changed footnote A in Figure 43	22
Changes from Revision F (January 2006) to Revision G	Page
Changed DGK package specifications in the Dissipation Rating table	2





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
THS4130CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	Sampl
THS4130CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4130C	Sampl
THS4130CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	0 to 70	ATP	Sampl
THS4130CDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ATP	Sampl
THS4130CDGKR	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	0 to 70	ATP	
THS4130CDGKRG4	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI	0 to 70		
THS4130CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AOB	Samp
THS4130CDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	Samp
THS4130CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AOB	Samp
THS4130CDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AOB	Samp
THS4130ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samp
THS4130IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samp
THS4130IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	-40 to 85	ASO	Samp
THS4130IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASO	Samp
THS4130IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	-40 to 85	ASO	Samp
THS4130IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOC	Samp
THS4130IDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOC	Samj
THS4130IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOC	Samj



www.ti.com

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THS4130IDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOC	Samples
THS4130IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samples
THS4130IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41301	Samples
THS4131CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	Samples
THS4131CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	Samples
THS4131CDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	0 to 70	ATQ	Samples
THS4131CDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ATQ	Samples
THS4131CDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	0 to 70	ATQ	Samples
THS4131CDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AOD	Samples
THS4131CDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AOD	Samples
THS4131CDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AOD	Samples
THS4131CDGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AOD	Samples
THS4131CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4131C	Samples
THS4131ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	Samples
THS4131IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	Samples
THS4131IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	-40 to 85	ASP	Samples
THS4131IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ASP	Samples
THS4131IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   Call TI	Level-1-260C-UNLIM	-40 to 85	ASP	Samples



#### PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
THS4131IDGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOE	Samples
THS4131IDGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AOE	Samples
THS4131IDGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AOE	Samples
THS4131IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	41311	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### PACKAGE OPTION ADDENDUM

10-Jun-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Mar-2014

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4130CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4130IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131CDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131CDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS4131IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS4131IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 13-Mar-2014



\*All dimensions are nominal

annonorone are nomina								
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
THS4130CDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0	
THS4130IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0	
THS4130IDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0	
THS4130IDR	SOIC	D	8	2500	367.0	367.0	35.0	
THS4131CDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0	
THS4131CDGNR	131CDGNR MSOP-PowerPAD		8	2500	364.0	364.0	27.0	
THS4131CDR	SOIC	D	8	2500	367.0	367.0	35.0	
THS4131IDGKR VSSOP		DGK	8	2500	358.0	335.0	35.0	
THS4131IDGNR MSOP-PowerPAD		DGN	8	2500	364.0	364.0	27.0	
THS4131IDR	SOIC	D	8	2500	367.0	367.0	35.0	

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



## DGN (S-PDSO-G8)


## PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



## DGN (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



## D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>