Vishay Siliconix



10 A microBUCK[®] SiC402A/B Integrated Buck Regulator with Programmable LDO

DESCRIPTION

The Vishay Siliconix SiC402A/B an advanced stand-alone synchronous buck regulator featuring integrated power MOSFETs, bootstrap switch, and a programmable LDO in a space-saving PowerPAK MLP55-32L pin packages.

The SiC402A/B are capable of operating with all ceramic solutions and switching frequencies up to 1 MHz. The programmable frequency, synchronous operation and selectable power-save allow operation at high efficiency across the full range of load current. The internal LDO may be used to supply 5 V for the gate drive circuits or it may be bypassed with an external 5 V for optimum efficiency and used to drive external n-channel MOSFETs or other loads. Additional features include cycle-by-cycle current limit, voltage soft-start, under-voltage protection, programmable over-current protection, soft shutdown and selectable power-save. The Vishay Siliconix SiC402A/B also provides an enable input and a power good output.

PRODUCT SUMMARY					
Input Voltage Range	3 V to 28 V				
Output Voltage Range	0.6 V to V _{IN} x 0.75 ^a				
Operating Frequency	200 kHz to 1 MHz				
Continuous Output Current	10 A				
Peak Efficiency	95 %				
Package	PowerPAK MLP55-32L				

Note

a. See "High Output Voltage Operation" section


FEATURES

- High efficiency > 95 %
- 10 A continuous output current capability
- Integrated bootstrap switch
- Programmable 200 mA LDO with bypass logic
- Temperature compensated current limit
- All ceramic solution enabled
- Pseudo fixed-frequency adaptive on-time control
- Programmable input UVLO threshold
- Independent enable pin for switcher and LDO
- Selectable ultra-sonic power-save mode (SiC402A)
- Selectable power-save mode (SiC402B)
- Programmable soft-start and soft-shutdown
- 1 % internal reference voltage
- Power good output
- · Over-voltage and under-voltage protections
- PowerCAD simulation software available at <u>www.vishay.com/power-ics/powercad-list/</u>
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Notebook, desktop, and server computers
- Digital HDTV and digital consumer applications
- · Networking and telecommunication equipment
- Printers, DSL, and STB applications
- Embedded applications
- · Point of load power supplies

TYPICAL APPLICATION CIRCUIT AND PACKAGE OPTIONS




Typical Application Circuit for SiC402A/B (PowerPAK MLP55-32L)



RoHS COMPLIANT HALOGEN




PIN CONFIGURATION (Top View)



SiC402A/B Pin Configuration (Top View)

PIN DESCRIPTI	ON	
PIN NUMBER	SYMBOL	DESCRIPTION
1	FB	Feedback input for switching regulator used to program the output voltage - connect to an external resistor divider from V_{OUT} to A_{GND} .
2	V _{OUT}	Switcher output voltage sense pin - also the input to the internal switch-over between V_{OUT} and V_{LDO} . The voltage at this pin must be less than or equal to the voltage at the V_{DD} pin.
3	V _{DD}	Bias supply for the IC - when using the internal LDO as a bias power supply, V _{DD} is the LDO output. When using an external power supply as the bias for the IC, the LDO output should be disabled.
4, 30, PAD 1	A _{GND}	Analog ground
5	FBL	Feedback input for the internal LDO - used to program the LDO output. Connect to an external resistor divider from V_{DD} to A_{GND} .
6, 9 to 11, PAD 2	V _{IN}	Input supply voltage
7	SS	The soft start ramp will be programmed by an internal current source charging a capacitor on this pin.
8	BST	Bootstrap pin - connect a capacitor of at least 100 nF from BST to LX to develop the floating supply for the high-side gate drive.
12, 14	NC	No connection
13	LXBST	LX Boost - connect to the BST capacitor.
23 to 25, PAD 3	LX	Switching (phase) node
15 to 22	P _{GND}	Power ground
26	P _{GOOD}	Open-drain power good indicator - high impedance indicates power is good. An external pull-up resistor is required.
27	I _{ILIM}	Current limit sense pin - used to program the current limit by connecting a resistor from I_{LIM} to LXS.
28	LXS	LX sense - connects to R _{ILIM}
29	EN/PSV	Enable/power-save input for the switching regulator - connect to A_{GND} to disable the switching regulator, connect to V_{DD} to operate with power-save mode and float to operate in forced continuous mode.
31	t _{ON}	On-time programming input - set the on-time by connecting through a resistor to A _{GND} .
32	ENL	Enable input for the LDO - connect ENL to A_{GND} to disable the LDO. Drive with logic signal for logic control, or program the V_{IN} UVLO with a resistor divider between V_{IN} , ENL, and A_{GND} .

ORDERING INFORMATION						
PART NUMBER	PACKAGE	MARKING (LINE 1: P/N)				
SiC402ACD-T1-GE3	PowerPAK	SiC402A				
SiC402BCD-T1-GE3	MLP55-32L	SiC402B				
SiC402DB	Reference Board					



Line 3: Siliconix Logo + LOT Code + ESD Symbol

Line 4: Factory Code + Year Code + Work Week Code


2

For technical questions, contact: <u>powerictechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Format:



FUNCTIONAL BLOCK DIAGRAM



SiC402A/B Functional Block Diagram

ELECTRICAL PARAMETER	CONDITIONS	LIMITS	UNIT	
V _{IN}	to P _{GND}	-0.3 to +30		
V _{IN}	to V _{DD}	-0.4 max.		
LX	to P _{GND}	-0.3 to +30		
LX (transient < 100 ns)	to P _{GND}	-2 to +30		
V _{DD}	to P _{GND}	-0.3 to +6		
EN/PSV, P _{GOOD} , I _{LIM} , SS, V _{OUT} , FB, FBL	Reference to A _{GND}	-0.3 to +(V _{DD} + 0.3)	V	
t _{ON}	to P _{GND}	-0.3 to +(V _{DD} - 1.5)		
DOT	to LX	-0.3 to +6		
BST	to P _{GND}	-0.3 to +35		
ENL		-0.3 to V _{IN}		
A _{GND} to P _{GND}		-0.3 to +0.3		
Temperature		· · · · · ·		
Maximum Junction Temperature		150	°C	
Storage Temperature		-65 to 150	C	
Power Dissipation				
Junction to Ambient Thermal Impedance (R_{thJA}) ^b	IC section	50	°C/W	
Maximum Dawar Dissinction	Ambient temperature = 25 °C	3.4	14/	
Maximum Power Dissipation	Ambient temperature = 100 °C	1.3	W	
ESD Protection		• •		
	HBM	2	kV	
	CDM	1	KV	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.



www.vishay.com

Vishay Siliconix

RECOMMENDED OPERATING RANGE (all voltages referenced to GND = 0 V)						
PARAMETER	MIN.	TYP.	MAX.	UNIT		
V _{IN}	3	-	28			
V _{DD} to P _{GND}	3	-	5.5	V		
V _{OUT}	0.6	-	V _{IN} x 0.75			
Temperature						
Operating Junction Temperature	-40 to 125 °C					
Recommended Ambient Temperature		-40 to 85				

		TEST CONDITIONS UNLESS SPECIFIED		LIMITS			
PARAMETER	SYMBOL	$ \begin{array}{l} V_{\text{IN}} = 12 \text{ V, } T_{\text{A}} = +25 \ ^{\circ}\text{C} \text{ for typ.,} \\ -40 \ ^{\circ}\text{C} \text{ to } +85 \ ^{\circ}\text{C} \text{ for min. and max.,} \\ T_{\text{J}} = < 125 \ ^{\circ}\text{C}, \ V_{\text{DD}} = +5 \ \text{V,} \\ \text{typical application circuit} \end{array} $	MIN.	TYP.	MAX.	UNI	
Input Supplies							
Input Supply Voltage	V _{IN}		3	-	28		
V _{DD}	V _{DD}		3	-	5.5		
V IN/I O Threshold a	M	Sensed at ENL pin, rising	2.4	2.6	2.95		
V _{IN} UVLO Threshold ^a	V _{UVLO}	Sensed at ENL pin, falling	2.23	2.4	2.57	v	
V _{IN} UVLO Hysteresis	V _{UVLO, HYS}		-	0.25	-	v	
V IVIO Threshold	N/	Measured at V _{DD} pin, rising	2.5	-	3		
V _{DD} UVLO Threshold	V _{UVLO}	Measured at V _{DD} pin, falling	2.4	-	2.9		
V _{DD} UVLO Hysteresis	V _{UVLO, HYS}		-	0.2	-		
V. Oursely Oursest		EN/PSV, ENL = 0 V, V _{IN} = 28 V	-	10	20		
V _{IN} Supply Current	I _{IN}	Standby mode: ENL = V _{DD} , EN/PSV = 0 V	-	160	-	μA	
	I _{DD}	EN/PSV, ENL = 0 V	-	190	300	1	
		SiC402A, EN/PSV = V5V, no load (f _{SW} = 25 kHz), V _{FB} > 0.6 V ^b	-	0.3	-	- mA	
V _{DD} Supply Current		SiC402B, EN/PSV = V5V, no load $V_{FB} > 0.6 \text{ V}^{\text{b}}$	-	0.7	-		
		V_{DD} = 5 V, f _{SW} = 250 kHz, EN/PSV = floating, no load ^b	-	8	-		
		V_{DD} = 3 V, f _{SW} = 250 kHz, EN/PSV = floating, no load ^b		5	-		
FB On-Time Threshold		Static V _{IN} and load	0.594	0.600	0.606	V	
Francisco Danca	4	Continuous mode operation	-		1000	– kHz	
Frequency Range	f _{sw}	Minimum f _{SW} , (SiC402A only)	-	25	-		
Bootstrap Switch Resistance			-	10	-	Ω	
Timing	•	· ·		•	•		
On-Time	t _{ON}	Continuous mode operation V _{IN} = 15 V, V _{OUT} = 5 V, f _{SW} = 300 kHz, R _{tON} = 133 k Ω	999	1110	1220		
Minimum On-Time ^b	t _{ON min.}		-	80	-	ns	
Minimum Off Times		V _{DD} = 5 V	-	250	-	1	
Minimum Off-Time ^b	t _{OFF min} .	V _{DD} = 3 V	-	370	-		
Soft Start							
Soft Start Current ^b	I _{SS}		-	3	-	μA	
Soft Start Voltage ^b	V _{SS}	When V _{OUT} reaches regulation	-	1.5	-	V	
Analog Inputs/Outputs	·						
V _{OUT} Input Resistance			-	500	-	kΩ	
Current Sense		·					
		LX-P _{GND}				mV	

For technical questions, contact: powerictechsupport@vishay.com

Document Number: 63729



www.vishay.com

SiC402A, SiC402BCD

Vishay Siliconix

ELECTRICAL SPECIFICATIONS		1	1			r –
		TEST CONDITIONS UNLESS SPECIFIED				
PARAMETER	SYMBOL	$V_{IN} = 12 \text{ V}, T_A = +25 \text{ °C for typ.},$ -40 °C to +85 °C for min. and max.,				UNI
		$T_J = \langle 125 \text{ °C}, V_{DD} = +5 \text{ V},$	MIN.	TYP.	MAX.	
De la Quel		typical application circuit				
Power Good			r	1	1	
Power Good Threshold Voltage	$PG_V_{TH_UPPER}$	Upper limit, V _{FB} > internal 600 mV reference	-	+20	-	%
Fower Good mireshold voltage	$PG_V_{TH_LOWER}$	Lower limit, V _{FB} < internal 600 mV reference	-	-10	-	70
Start-Up Delay Time (between PWM enable and P _{GOOD} high)			-	12 7	-	ms
Fault (noise-immunity) Delay Time ^b	PG_I _{CC}		_	5	-	μs
Leakage Current	PG_I _{LK}		-	-	1	μA
Power Good On-Resistance	PG_R _{DS-ON}		_	10	-	Ω
Fault Protection			l	10	l	32
		V _{DD} = 5 V, R _{ILIM} = 4460,		<u> </u>		
Vally Current Limit ^c	I _{LIM}	$T_J = 0 \ ^{\circ}C \ to + 125 \ ^{\circ}C$	8.5	10	11.5	A
		$V_{DD} = 3 V, R_{ILIM} = 4460$	-	8.5	-	
I _{LIM} Source Current			-	10	-	μA
I _{LIM} Comparator Offset Voltage	V _{ILM-LK}	With respect to A _{GND}	-10	0	+10	m
Output Under-Voltage Fault	V_{OUV_Fault}	V _{FB} with respect to Internal 600 mV reference, 8 consecutive clocks	-	-25	-	
Smart Power-Save Protection Threshold ^b	P _{SAVE_VTH}	V _{FB} with respect to internal 600 mV reference	-	+10	-	%
Over-Voltage Protection Threshold		V _{FB} with respect to internal 600 mV reference	-	+20	-	
Over-Voltage Fault Delay ^b	t _{OV-Delay}		-	5	-	μ
Over Temperature Shutdown ^b	T _{Shut}	10 °C hysteresis	-	150	-	°(
Logic Inputs / Outputs						
Logic Input High Voltage	V _{IH}		1	-	-	
Logic Input Low Voltage	V _{IL}		-	-	0.4	
EN/PSV Input for P _{SAVE} Operation ^b		$V_{DD} = 5 V$	2.2	-	5	\
EN/PSV Input for Forced Continuous Operation ^b			1	-	2	
EN/PSV Input for Disabling Switcher			0	-	0.4	
EN/PSV Input Bias Current	I _{EN}	$EN/PSV = V_{DD} \text{ or } A_{GND}$	-10	-	+10	
ENL Input Bias Current		ENL = V _{IN} = 28 V	-	10	18	μ
FBL, FB Input Bias Current	FBL_I _{LK}	FBL, FB = V_{DD} or A_{GND}	-1	-	+1	
Linear Dropout Regulator						
FBL ^b	V _{LDO ACC}		-	0.75	-	١
		Short-circuit protection, $V_{IN} = 12 \text{ V}, V_{DD} < 0.75 \text{ V}$	-	65	-	
LDO Current Limit	LDO_I _{LIM}	Start-up and foldback, $V_{IN} = 12 V$, 0.75 < V_{DD} < 90 % of final V_{DD} value	-	115	-	m
		Operating current limit, $V_{IN} = 12 V$, $V_{DD} > 90 \%$ of final V_{DD} value	135	200	-	1
V _{LDO} to V _{OUT} Switch-Over Threshold ^d	V _{LDO-BPS}		-130	-	+130	_
V _{LDO} to V _{OUT} Non-Switch-Over Threshold ^d	V _{LDO-NBPS}		-500	-	+500	m
V _{LDO} to V _{OUT} Switch-Over Resistance	R _{LDO}	V _{OUT} = 5 V	-	2	-	Ω
LDO Drop Out Voltage ^e		From V_{IN} to V_{DD} , $V_{DD} = +5 V$, $I_{VLDO} = 100 \text{ mA}$	-	1.2	-	v

Notes

a. V_{IN} UVLO is programmable using a resistor divider from V_{IN} to ENL to A_{GND}. The ENL voltage is compared to an internal reference.
b. Typical value measured on standard evaluation board.
c. SiC402A/B has first order temperature compensation for over current. Results vary based upon the PCB thermal layout.

d. The switch-over threshold is the maximum voltage differential between the V_{DD} and V_{OUT} pins which ensures that V_{LDO} will internally switch-over to V_{OUT}. The non-switch-over threshold is the minimum voltage differential between the V_{LDO} and V_{OUT} pins which ensures that V_{LDO} will not switch-over to V_{OUT}.
 e. The LDO drop out voltage is the voltage at which the LDO output drops 2 % below the nominal regulation point.

S14-2048-Rev. C, 13-Oct-14


Document Number: 63729



ELECTRICAL CHARACTERISTICS

SiC402A, SiC402BCD

Vishay Siliconix




S14-2048-Rev. C, 13-Oct-14


6


Document Number: 63729





Vishay Siliconix














Fig. 10 - Load Regulation - FCM $(V_{DD} = 3.3 \text{ V}, V_{OUT} = 1.5 \text{ V})$






Fig. 11 - Load Regulation - PSM $(V_{DD} = 3.3 \text{ V}, V_{OUT} = 1.5 \text{ V})$





S14-2048-Rev. C, 13-Oct-14

7 For technical questions, contact: <u>powerictechsupport@vishay.com</u> Document Number: 63729

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix




Fig. 13 - Start-Up - EN/PSV (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A)






Fig. 14 - Start-Up (Pre-Bias) - EN/PSV (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A)








Fig. 16 - Shutdown - EN/PSV ($V_{DD} = 5 V$, $V_{IN} = 1.5 V$, $I_{OUT} = 0 A$)




Fig. 17 - Ultra-sonic PSM - SiC402ACD (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A)




Fig. 18 - Forced Continuous Mode - SiC402ACD (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 10 A)

S14-2048-Rev. C, 13-Oct-14

8

Document Number: 63729

SHAY www.vishay.com

SiC402A, SiC402BCD

Vishay Siliconix




Fig. 19 - Transient Response - PSM Rising (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0.5 A to 8.5 A, dI/dt = 1 A/µs)




Fig. 20 - Transient Response - FCM (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 2.5 A to 10 A, dl/dt = 1 A/µs)




Fig. 21 - Transient Response - PSM Falling (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 8.5 A to 0.5 A, dl/dt = 1 A/µs)




Fig. 22 - Thermal Shutdown - 146 °C $(V_{IN} = 12 V, V_{OUT} = 2.5 A \text{ to } 10 A, dI/dt = 1 A/\mu s)$



OPERATIONAL DESCRIPTION

Device Overview

The SiC402A/B is a step down synchronous DC/DC buck converter with integrated power MOSFETs and a 200 mA capable programmable LDO. The device is capable of 10 A operation at very high efficiency. A space saving 5 x 5 (mm) 32-pin package is used. The programmable operating frequency of up to 1 MHz enables optimizing the configuration for PCB area and efficiency.

The buck controller uses a pseudo-fixed frequency adaptive on-time control. This control method allows fast transient response which permits the use of smaller output capacitors.

Input Voltage Requirements

The SiC402A/B requires two input supplies for normal operation: V_{IN} and V_{DD} . V_{IN} operates over a wide range from 3 V to 28 V. V_{DD} requires a 3 V to 5.5 V supply input that can be an external source or the internal LDO configured to supply 3 V to 5.5 V from V_{IN} .

Power Up Sequence

When the SiC402A/B uses an external power source at the V_{DD} pin, the switching regulator initiates the start up when V_{IN} , V_{DD} and EN/PSV are above their respective thresholds. When EN/PSV is at logic high, V_{DD} needs to be applied after V_{IN} rises. It is also recommended to use a 10 Ω resistor between an external power source and the V_{DD} pin. To start up by using the EN/PSV pin when both V_{DD} and V_{IN} are above their respective thresholds, apply EN/PSV to enable the start-up process. For SiC402A/B in self-biased mode, refer to the LDO section for a full description.

Shutdown

The SiC402A/B can be shut-down by pulling either V_{DD} or EN/PSV below its threshold. When using an external power source, it is recommended that the V_{DD} voltage ramps down before the V_{IN} voltage. When V_{DD} is active and EN/PSV at logic low, the output voltage discharges into the V_{OUT} pin through an internal FET.

Pseudo-Fixed Frequency Adaptive On-Time Control

The PWM control method used for the SiC402A/B is pseudo-fixed frequency, adaptive on-time, as shown in figure 23. The ripple voltage generated at the output capacitor ESR is used as a PWM ramp signal. This ripple is used to trigger the on-time of the controller.




Fig. 23 - PWM Control Method, VOUT Ripple

The adaptive on-time is determined by an internal one-shot timer. When the one-shot is triggered by the output ripple, the device sends a single on-time pulse to the highside MOSFET. The pulse period is determined by V_{OUT} and V_{IN} ; the period is proportional to output voltage and inversely proportional to input voltage. With this adaptive on-time arrangement, the device automatically anticipates the on-time needed to regulate V_{OUT} for the present V_{IN} condition and at the selected frequency.

The advantages of adaptive on-time control are:

- Predictable operating frequency compared to other variable frequency methods.
- Reduced component count by eliminating the error amplifier and compensation components.
- Reduced component count by removing the need to sense and control inductor current.
- Fast transient response the response time is controlled by a fast comparator instead of a typically slow error amplifier.
- Reduced output capacitance due to fast transient response.

One-Shot Timer and Operating Frequency

The one-shot timer operates as shown in figure 24. The FB comparator output goes high when V_{FB} is less than the internal 600 mV reference. This feeds into the gate drive and turns on the high-side MOSFET, and also starts the one-shot timer. The one-shot timer uses an internal comparator and a capacitor. One comparator input is connected to V_{OUT} , the other input is connected to the capacitor. When the on-time begins, the internal capacitor charges from zero volts through a current which is proportional to V_{IN} . When the capacitor voltage reaches V_{OUT} , the on-time is completed and the high-side MOSFET turns off.

SiC402A, SiC402BCD

Vishay Siliconix






Fig. 24 - On-Time Generation

This method automatically produces an on-time that is proportional to V_{OUT} and inversely proportional to V_{IN} . Under steady-state conditions, the switching frequency can be determined from the on-time by the following equation.

$$f_{SW} = \frac{V_{OUT}}{t_{ON} \times V_{IN}}$$

The SiC402A/B uses an external resistor to set the on-time which indirectly sets the frequency. The on-time can be programmed to provide an operating frequency up to 1 MHz using a resistor between the t_{ON} pin and ground. The resistor value is selected by the following equation.

$$R_{ton} = \frac{k}{25 \text{ pF x } f_{sw}}$$

The constant, k, equals 1, when V_{DD} is greater than 3.6 V. If V_{DD} is less than 3.6 V and V_{IN} is greater than (V_{DD} - 1.75) x 10, k is shown by the following equation.

$$k = \frac{(V_{DD} - 1.75) \times 10}{V_{IN}}$$

The maximum R_{tON} value allowed is shown by the following equation.

$$R_{ton_MAX.} = \frac{V_{IN_MIN.}}{15 \,\mu A}$$

V_{OUT} Voltage Selection

The switcher output voltage is regulated by comparing V_{OUT} as seen through a resistor divider at the FB pin to the internal 600 mV reference voltage, see figure 25.




Fig. 25 - Output Voltage Selection

Note that this control method regulates the valley of the output ripple voltage, not the DC value. The DC output voltage V_{OUT} is offset by the output ripple according to the following equation.

$$V_{OUT} = 0.6 x \left(1 + \frac{R_1}{R_2}\right) + \left(\frac{V_{RIPPLE}}{2}\right)$$

When a large capacitor is placed in parallel with R_1 (C_{TOP}).

V_{OUT} is shown by the following equation.

$$V_{OUT} = 0.6 \ x \left(1 + \frac{R_1}{R_2}\right) + \left(\frac{V_{RIPPLE}}{2}\right) x \sqrt{\frac{1 + (R_1 \omega C_{TOP})^2}{1 + \left(\frac{R_2 \ x \ R_1}{R_2 + R_1} \ \omega C_{TOP}\right)^2}}$$

Enable and Power-Save Inputs

The EN/PSV input is used to enable or disable the switching regulator. When EN/PSV is low (grounded), the switching regulator is off and in its lowest power state. When off, the output of the switching regulator soft-discharges the output into a 500 k Ω internal resistor via the V_{OUT} pin. When EN/PSV is allowed to float, the pin voltage will float to 33 % of the voltage at V_{DD}. The switching regulator turns on with power-save disabled and all switching is in forced continuous mode.

When EN/PSV is high (above 44 % of the voltage at V_{DD}), the switching regulator turns on with power-save enabled. The SiC402A/B P_{SAVE} operation reduces the switching frequency according to the load for increased efficiency at light load conditions.

Forced Continuous Mode Operation

The SiC402A/B operates the switcher in FCM (Forced Continuous Mode) by floating the EN/PSV pin (see figure 26). In this mode one of the power MOSFETs is always on, with no intentional dead time other than to avoid cross-conduction. This feature results in uniform frequency across the full load range with the trade-off being poor efficiency at light loads due to the high-frequency switching of the MOSFETs. DH is gate signal to drive upper MOSFET. DL is lower gate signal to drive lower MOSFET.




Fig. 26 - Forced Continuous Mode Operation

S14-2048-Rev. C, 13-Oct-14

11


Document Number: 63729



Ultrasonic Power-Save Operation (SiC402A)

The SiC402A provides ultrasonic power-save operation at light loads, with the minimum operating frequency fixed at slightly under 25 kHz. This is accomplished by using an internal timer that monitors the time between consecutive high-side gate pulses. If the time exceeds 40 μ s, DL drives high to turn the low-side MOSFET on. This draws current from V_{OUT} through the inductor, forcing both V_{OUT} and V_{FB} to fall. When V_{FB} drops to the 600 mV threshold, the next DH (the drive signal for the high side FET) on-time is triggered. After the on-time is completed the high-side MOSFET is turned off and the low-side MOSFET turns on. The low-side MOSFET remains on until the inductor current ramps down to zero, at which point the low-side MOSFET is turned off.

Because the on-times are forced to occur at intervals no greater than 40 μ s, the frequency will not fall far below 25 kHz. Figure 27 shows ultrasonic power-save operation.



has not reached the FB threshold.


Fig. 27 - Ultrasonic Power-Save Operation

Power-Save Operation (SiC402B)

The SIC402B provides power-save operation at light loads with no minimum operating frequency. With power-save enabled, the internal zero crossing comparator monitors the inductor current via the voltage across the low-side MOSFET during the off-time. If the inductor current falls to zero for 8 consecutive switching cycles, the controller enters MOSFET on each subsequent cycle provided that the power-save operation. It will turn off the low-side MOSFET on each subsequent cycle provided that the current crosses zero. At this time both MOSFETs remain off until V_{FB} drops to the 600 mV threshold. Because the MOSFETs are off, the load is supplied by the output capacitor.

If the inductor current does not reach zero on any switching cycle, the controller immediately exits power-save and returns to forced continuous mode.

Figure 28 shows power-save operation at light loads.






Fig. 28 - Power-Save Mode

Smart Power-Save Protection

Active loads may leak current from a higher voltage into the switcher output. Under light load conditions with power-save enabled, this can force V_{OUT} to slowly rise and reach the over-voltage threshold, resulting in a hard shut-down. Smart power-save prevents this condition. When the FB voltage exceeds 10 % above nominal, the device immediately disables power-save, and DL drives high to turn on the low-side MOSFET. This draws current from V_{OUT} through the inductor and causes V_{OUT} to fall. When V_{FB} drops back to the 600 mV trip point, a normal t_{ON} switching cycle begins. This method prevents a hard OVP shut-down and also cycles energy from V_{OUT} back to V_{IN} . It also minimizes operating power by avoiding forced conduction mode operation. Figure 29 shows typical waveforms for the smart power-save feature.




Fig. 29 - Smart Power-Save

SiC402A, SiC402BCD

Vishay Siliconix

S14-2048-Rev. C, 13-Oct-14



SmartDrive™

For each DH pulse the DH driver initially turns on the high side MOSFET at a lower speed, allowing a softer, smooth turn-off of the low-side diode. Once the diode is off and the LX voltage has risen 0.5 V above P_{GND} , the SmartDrive circuit automatically drives the high-side MOSFET on at a rapid rate. This technique reduces switching losses while maintaining high efficiency and also avoids the need for snubbers for the power MOSFETs.

Current Limit Protection

The device features programmable current limiting, which is accomplished by using the R_{DS(on)} of the lower MOSFET for current sensing. The current limit is set by R_{ILIM} resistor. The R_{ILIM} resistor connects from the I_{LIM} pin to the LXS pin which is also the drain of the low-side MOSFET. When the low-side MOSFET is on, an internal ~10 µA current flows from the IIIM pin and through the $\mathsf{R}_{\mathsf{ILIM}}$ resistor, creating a voltage drop across the resistor. While the low-side MOSFET is on, the inductor current flows through it and creates a voltage across the R_{DS(on)}. The voltage across the MOSFET is negative with respect to ground. If this MOSFET voltage drop exceeds the voltage across RILIM, the voltage at the ILIM pin will be negative and current limit will activate. The current limit then keeps the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces enough to bring the ILIM voltage back up to zero. This method regulates the inductor valley current at the level shown by ILIM in figure 30.




Fig. 30 - Valley Current Limit

Setting the valley current limit to 10 A results in a peak inductor current of 10 A plus peak ripple current. In this situation, the average (load) current through the inductor is 10 A plus one-half the peak-to-peak ripple current.

The internal 10 μ A current source is temperature compensated at 4100 ppm in order to provide tracking with the R_{DS(on)}.

The R_{ILIM} value is calculated by the following equation.

When selecting a value for R_{ILIM} be sure not to exceed the absolute maximum voltage value for the I_{LIM} pin. Note that because the low-side MOSFET with low $R_{DS(on)}$ is used for current sensing, the PCB layout, solder connections, and PCB connection to the LX node must be done carefully to obtain good results. R_{ILIM} should be connected directly to LXS (pin 28).

Vishay Siliconix

Soft-Start of PWM Regulator

SiC402A/B has a programmable soft-start time that is controlled by an external capacitor at the SS pin. After the controller meets both UVLO and EN/PSV thresholds, the controller has an internal current source of 3 μ A flowing through the SS pin to charge the capacitor. During the start up process (figure 31), 50 % of the voltage at the SS pin is used as the reference for the FB comparator. The PWM comparator issues an on-time pulse when the voltage at the FB pin is less than 40 % of the SS pin. As a result, the output voltage follows the SS voltage. The output voltage reaches and maintains regulation when the soft start voltage is ≥ 1.5 V. The time between the first LX pulse and V_{OUT} reaching regulation is the soft-start time (t_{SS}). The calculation for the soft-start time is shown by the following equation.

$$t_{SS} = C_{SS} \times \frac{1.5 \text{ V}}{3 \,\mu\text{A}}$$

The voltage at the SS pin continues to ramp up and eventually equals 64 % of V_{DD}. After the soft start completes, the FB pin voltage is compared to an internal reference of 0.6 V. The delay time between the V_{OUT} regulation point and P_{GOOD} going high is shown by the following equation.




Fig. 31 - Soft-Start Timing Diagram

Pre-Bias Startup

The SiC402A/B can start up normally even when there is an existing output voltage present. The soft start time is still the same as normal start up (when the output voltage starts from zero). The output voltage starts to ramp up when 40 % of the voltage at SS pin meets the existing FB voltage level. Pre-bias startup is achieved by turning off the lower gate when the inductor current falls below zero. This method prevents the output voltage from discharging.

S14-2048-Rev. C, 13-Oct-14

13



Power Good Output

The P_{GOOD} (power good) output is an open-drain output which requires a pull-up resistor. When the voltage at the FB pin is 10 % below the nominal voltage, P_{GOOD} is pulled low. It is held low until the output voltage returns above -8 % of nominal.

 P_{GOOD} will transition low if the V_{FB} pin exceeds +20 % of nominal, which is also the over-voltage shutdown threshold. P_{GOOD} also pulls low if the EN/PSV pin is low when V_{DD} is present.

Output Over-Voltage Protection

Over-voltage protection becomes active as soon as the device is enabled. The threshold is set at 600 mV +20 % (720 mV). When V_{FB} exceeds the OVP threshold, DL latches high and the low-side MOSFET is turned on. DL remains high and the controller remains off, until the EN/PSV input is toggled or V_{DD} is cycled. There is a 5 μ s delay built into the OVP detector to prevent false transitions. P_{GOOD} is also low after an OVP event.

Output Under-Voltage Protection


When V_{FB} falls 25 % below its nominal voltage (falls to 450 mV) for eight consecutive clock cycles, the switcher is shut off and the DH and DL drives are pulled low to tri-state the MOSFETs. The controller stays off until EN/PSV is toggled or V_{DD} is cycled.


V_{DD} UVLO, and POR

UVLO (Under-Voltage Lock-Out) circuitry inhibits switching and tri-states the DH/DL drivers until V_{DD} rises above 3 V. An internal POR (Power-On Reset) occurs when V_{DD} exceeds 3 V, which resets the fault latch and a soft-start counter cycle begins which prepares for soft-start. The SiC402A/B then begins a soft-start cycle. The PWM will shut off if V_{DD} falls below 2.4 V.

LDO Regulator

SiC402A/B has an option to bias the switcher by using an internal LDO from V_{IN}. The LDO output is connected to V_{DD} internally. The output of the LDO is programmable by using external resistors from the V_{DD} pin to A_{GND} (see figure 32). The feedback pin (FBL) for the LDO is regulated to 750 mV.





The LDO output voltage is set by the following equation.

$$V_{LDO} = 750 \text{ mV } x \left(1 + \frac{R_{LDO1}}{R_{LDO2}}\right)$$

A minimum capacitance of 1 μ F referenced to A_{GND} is normally required at the output of the LDO for stability.

Note that if the LDO voltage is set lower than 4.5 V, the minimum output capacitance for the LDO is 10 $\mu F.$

LDO ENL Functions

The ENL input is used to enable/disable the internal LDO. When ENL is a logic low, the LDO is off. When ENL is above the V_{IN} UVLO threshold, the LDO is enabled and the switcher is also enabled if the EN/PSV and V_{DD} are above their threshold. The table below summarizes the function of ENL and EN/PSV pins.

EN/PSV	ENL	LDO	SWITCHER
Disabled	Low, < 0.4 V	Off	Off
Enabled	Low, < 0.4 V	Off	On
Disabled	1 V < High < 2.6 V	On	Off
Enabled	1 V < High < 2.6 V	On	Off
Disabled	High, > 2.6 V	On	Off
Enabled	High, > 2.6 V	On	On

The ENL pin also acts as the switcher under-voltage lockout for the V_{IN} supply. When SiC402A/B is self-biased from the LDO and runs from the V_{IN} power source only, the V_{IN} UVLO feature can be used to prevent false UV faults for the PWM output by programming with a resistor divider at the V_{IN}, ENL and A_{GND} pins. When SiC402A/B has an external bias voltage at V_{DD} and the ENL pin is used to program the V_{IN} UVLO feature, the voltage at FBL needs to be higher than 750 mV to force the LDO off.

Timing is important when driving ENL with logic and not implementing V_{IN} UVLO. The ENL pin must transition from high to low within 2 switching cycles to avoid the PWM output turning off. If ENL goes below the V_{IN} UVLO threshold and stays above 1 V, then the switcher will turn off but the LDO will remain on.

Timing is important when driving ENL with logic and not implementing V_{IN} UVLO. The ENL pin must transition from high to low within 2 switching cycles to avoid the PWM output turning off. If ENL goes below the V_{IN} UVLO threshold and stays above 1 V, then the switcher will turn off but the LDO will remain on.

LDO Start-Up

Before start-up, the LDO checks the status of the following signals to ensure proper operation can be maintained.

- 1. ENL pin
- 2. VIN input voltage

When the ENL pin is high and V_{IN} is above the UVLO point, the LDO will begin start-up. During the initial phase, when the V_{DD} voltage (which is the LDO output voltage) is less than 0.75 V, the LDO initiates a current-limited start-up (typically 65 mA) to charge the output capacitors while protecting from a short circuit event. When V_{DD} is greater than 0.75 V but still less than 90 % of its final value (as sensed at the FBL pin), the LDO current limit is increased to ~115 mA. When V_{DD} has reached 90 % of the final value (as sensed at the FBL pin), the LDO current limit is increased to


S14-2048-Rev. C, 13-Oct-14

¹⁴ For technical questions, contact: <u>powerictechsupport@vishay.com</u>



~200 mA and the LDO output is quickly driven to the nominal value by the internal LDO regulator. It is recommended that during LDO start-up to hold the PWM switching off until the LDO has reached 90 % of the final value. This prevents overloading the current-limited LDO output during the LDO start-up.

Due to the initial current limitations on the LDO during power up (figure 33), any external load attached to the V_{DD} pin must be limited to less than the start up current before the LDO has reached 90 % of its final regulation value.





LDO Switch-Over Operation

The SiC402A/B includes a switch-over function for the LDO. The switch-over function is designed to increase efficiency by using the more efficient DC/DC converter to power the LDO output, avoiding the less efficient LDO regulator when possible. The switch-over function connects the V_{DD} pin directly to the V_{OUT} pin using an internal switch. When the switch-over is complete the LDO is turned off, which results in a power savings and maximizes efficiency. If the LDO output is used to bias the SiC402A/B, then after switch-over the device is self-powered from the switching regulator with the LDO turned off.

The switch-over starts 32 switching cycles after P_{GOOD} output goes high. The voltages at the V_{DD} and V_{OUT} pins are then compared; if the two voltages are within ± 300 mV of each other, the V_{DD} pin connects to the V_{OUT} pin using an internal switch, and the LDO is turned off. To avoid unwanted switch-over, the minimum difference between the voltages for V_{OUT} and V_{DD} should be ± 500 mV.

It is not recommended to use the switch-over feature for an output voltage less than V_{DD} UVLO threshold since the SiC402A/B is not operational below that threshold.

Switch-over MOSFET Parasitic Diodes

The switch-over MOSFET contains parasitic diodes that are inherent to its construction, as shown in figure 34. If the voltage at the V_{OUT} pin is higher than V_{DD} , then the respective diode will turn on and the current will flow through this diode. This has the potential of damaging the device. Therefore, V_{OUT} must be less than V_{DD} to prevent damaging the device.



Vishay Siliconix




Fig. 34 - Switch-over MOSFET Parasitic Diodes

Design Procedure

When designing a switch mode supply the input voltage range, load current, switching frequency, and inductor ripple current must be specified.

The maximum input voltage ($V_{IN max}$) is the highest specified input voltage. The minimum input voltage ($V_{INmin.}$) is determined by the lowest input voltage after evaluating the voltage drops due to connectors, fuses, switches, and PCB traces.

The following parameters define the design.

- Nominal output voltage (V_{OUT})
- Static or DC output tolerance
- Transient response
- Maximum load current (I_{OUT}).

There are two values of load current to evaluate - continuous load current and peak load current. Continuous load current relates to thermal stresses which drive the selection of the inductor and input capacitors. Peak load current determines instantaneous component stresses and filtering requirements such as inductor saturation, output capacitors, and design of the current limit circuit.

The following values are used in this design.

 $V_{IN} = 12 V \pm 10 \%$ $V_{OUT} = 1.5 V \pm 4 \%$ $f_{SW} = 300 \text{ kHz}$ Load = 10 A maximum

Frequency Selection

Selection of the switching frequency requires making a trade-off between the size and cost of the external filter components (inductor and output capacitor) and the power conversion efficiency.

The desired switching frequency is 300 kHz which results from using components selected for optimum size and cost.

A resistor (R_{tON}) is used to program the on-time (indirectly setting the frequency) using the following equation.

$$R_{ton} = \frac{k}{25 \text{ pF x } f_{sw}}$$

S14-2048-Rev. C, 13-Oct-14

15

Document Number: 63729



To select $R_{tON},$ use the maximum value for $V_{IN},$ and for t_{ON} use the value associated with maximum $V_{IN}.$

$$t_{ON} = \frac{V_{OUT}}{V_{INMAX.} \times f_{SW}}$$

Substituting for R_{tON} results in the following solution.

 $R_{tON} = 133.3 \text{ k}\Omega$, use $R_{tON} = 130 \text{ k}\Omega$

Inductor Selection

In order to determine the inductance, the ripple current must first be defined. Low inductor values result in smaller size but create higher ripple current which can reduce efficiency. Higher inductor values will reduce the ripple current/voltage and for a given DC resistance are more efficient. However, larger inductance translates directly into larger packages and higher cost. Cost, size, output ripple, and efficiency are all used in the selection process.

The ripple current will also set the boundary for P_{SAVE} operation. The switching will typically enter P_{SAVE} mode when the load current decreases to 1/2 of the ripple current. For example, if ripple current is 4 A then P_{SAVE} operation will typically start for loads less than 2 A. If ripple current is set at 40 % of maximum load current, then P_{SAVE} will start for loads less than 20 % of maximum current.

The inductor value is typically selected to provide a ripple current that is between 25 % to 50 % of the maximum load current. This provides an optimal trade-off between cost, efficiency, and transient performance.

During the on-time, voltage across the inductor is $(V_{\text{IN}} - V_{\text{OUT}})$. The equation for determining inductance is shown next.

$$L = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{I_{RIPPLE}}$$

Example

In this example, the inductor ripple current is set equal to 45 % of the maximum load current. Therefore ripple current will be 45 % x 10 A or 4.5 A. To find the minimum inductance needed, use the $V_{\rm IN}$ and $t_{\rm ON}$ values that correspond to $V_{\rm IN\ max.}$

$$L = \frac{(13.2 - 1.5) \times 379 \text{ ns}}{4.5 \text{ A}} = 0.99 \text{ }\mu\text{H}$$

A slightly larger value of 1 μ H is selected. This will decrease the maximum I_{RIPPLE} to 4.43 A.

Note that the inductor must be rated for the maximum DC load current plus 1/2 of the ripple current.

The ripple current under minimum V_{IN} conditions is also checked using the following equations.

$$T_{ON_VINMIN} = \frac{25 \text{ pF x R}_{TON} \text{ x V}_{OUT}}{V_{INMIN}} = 451 \text{ ns}$$

$$I_{RIPPLE} = \frac{(V_{IN} - V_{OUT}) \text{ x t}_{ON}}{L}$$

$$I_{RIPPLE_VINMIN} = \frac{(10.8 - 1.5) \text{ x } 451 \text{ ns}}{1 \text{ } \mu \text{H}} = 4.19 \text{ A}$$

Capacitor Selection

The output capacitors are chosen based upon required ESR and capacitance. The maximum ESR requirement is controlled by the output ripple requirement and the DC tolerance. The output voltage has a DC value that is equal to the valley of the output ripple plus 1/2 of the peak-to-peak ripple. A change in the output ripple voltage will lead to a change in DC voltage at the output.

The design goal for output voltage ripple is 3 % of 1.5 V or 45 mV. The maximum ESR value allowed is shown by the following equations.

$$\text{ESR}_{\text{MAX}} = \frac{V_{\text{RIPPLE}}}{I_{\text{RIPPLEMAX}}} = \frac{45 \text{ mV}}{4.43 \text{ A}}$$
$$\text{ESR}_{\text{MAX}} = 10.2 \text{ m}\Omega$$

The output capacitance is usually chosen to meet transient requirements. A worst-case load release, from maximum load to no load at the exact moment when inductor current is at the peak, determines the required capacitance. If the load release is instantaneous (load changes from maximum to zero in < 1 μ s), the output capacitor must absorb all the inductor's stored energy. This will cause a peak voltage on the capacitor according to the following equation.

$$C_{OUT_MIN} = \frac{L (I_{OUT} + \frac{1}{2} \times I_{RIPPLEMAX})^2}{(V_{PEAK})^2 - (V_{OUT})^2}$$

Assuming a peak voltage V_{PEAK} of 1.65 V (150 mV rise upon load release), and a 10 A load release, the required capacitance is shown by the next equation.

$$C_{OUT_MIN} = \frac{1 \ \mu H \ (10 + \frac{1}{2} x \ 4.43)^2}{(1.65)^2 - (1.5)^2}$$

 $C_{OUT MIN} = 316 \, \mu F$

During the load release time, the voltage cross the inductor is approximately - V_{OUT} . This causes a down-slope or falling dl/dt in the inductor. If the load dl/dt is not much faster than the dl/dt of the inductor, then the inductor current will tend to track the falling load current. This will reduce the excess inductive energy that must be absorbed by the output capacitor; therefore a smaller capacitance can be used.

The following can be used to calculate the needed capacitance for a given $dI_{\text{LOAD}}/dt.$

Peak inductor current is shown by the next equation.

 $I_{LPK} = I_{max.} + 1/2 \times I_{RIPPLE max.}$ $I_{LPK} = 10 + 1/2 \times 4.43 = 12.215 \text{ A}$

Rate of change of Load Current =
$$\frac{dI_{LOAD}}{d_t}$$

I_{max.} = maximum load release = 10 A

$$C_{OUT} = I_{LPK} \times \frac{L \times \frac{I_{LPK}}{V_{OUT}} - \frac{I_{MAX}}{dI_{LOAD}} \times dt}{2 (V_{PK} - V_{OUT})}$$

S14-2048-Rev. C, 13-Oct-14

16

Document Number: 63729



Example

$$\frac{dI_{LOAD}}{dt} = \frac{2.5 \text{ A}}{1 \text{ } \mu \text{s}}$$

This would cause the output current to move from 10 A to 0 A in 4 μ s, giving the minimum output capacitance requirement shown in the following equation.

$$C_{OUT} = 12.215 \times \frac{1 \ \mu H \times \frac{12.215}{1.5} - \frac{10}{2.5} \times 1 \ \mu s}{2 \ (1.65 - 1.5)}$$
$$C_{OUT} = 169 \ \mu F$$

Note that C_{OUT} is much smaller in this example, 169 µF compared to 316 µF based on a worst-case load release. To meet the two design criteria of minimum 316 µF and maximum 10.2 m Ω ESR, select one capacitor of 330 µF and 9 m Ω ESR.

Stability Considerations

Unstable operation is possible with adaptive on-time controllers, and usually takes the form of double-pulsing or ESR loop instability.

Double-pulsing occurs due to switching noise seen at the FB input or because the FB ripple voltage is too low. This causes the FB comparator to trigger prematurely after the 250 ns minimum off-time has expired. In extreme cases the noise can cause three or more successive on-times. Double-pulsing will result in higher ripple voltage at the output, but in most applications it will not affect operation. This form of instability can usually be avoided by providing the FB pin with a smooth, clean ripple signal that is at least 10 mV_{p-p}, which may dictate the need to increase the ESR of the output capacitors. It is also imperative to provide a proper PCB layout as discussed in the Layout Guidelines section.

Another way to eliminate doubling-pulsing is to add a small (~10 pF) capacitor across the upper feedback resistor, as shown in figure 35. This capacitor should be left unpopulated until it can be confirmed that double-pulsing exists. Adding the C_{TOP} capacitor will couple more ripple into FB to help eliminate the problem. An optional connection on the PCB should be available for this capacitor.




Fig. 35 - Capacitor Coupling to FB Pin

Vishay Siliconix

ESR loop instability is caused by insufficient ESR. The details of this stability issue are discussed in the ESR Requirements section. The best method for checking stability is to apply a zero-to-full load transient and observe the output voltage ripple envelope for overshoot and ringing. Ringing for more than one cycle after the initial step is an indication that the ESR should be increased.

ESR Requirements

A minimum ESR is required for two reasons. One reason is to generate enough output ripple voltage to provide 10 mV_{p-p} at the FB pin (after the resistor divider) to avoid double-pulsing.

The second reason is to prevent instability due to insufficient ESR. The on-time control regulates the valley of the output ripple voltage. This ripple voltage is the sum of the two voltages. One is the ripple generated by the ESR, the other is the ripple due to capacitive charging and discharging during the switching cycle. For most applications the minimum ESR ripple voltage is dominated by the output capacitors, typically SP or POSCAP devices. For stability the ESR zero of the output capacitor should be lower than approximately one-third the switching frequency. The formula for minimum ESR is shown by the following equation.

$$\text{ESR}_{\text{MIN}} = \frac{3}{2 \text{ x } \pi \text{ x } \text{C}_{\text{OUT}} \text{ x } \text{f}_{\text{SW}}}$$

Using Ceramic Output Capacitors

When the system is using high ESR value capacitors, the feedback voltage ripple lags the phase node voltage by 90°. Therefore, the converter is easily stabilized. When the system is using ceramic output capacitors, the ESR value is normally too small to meet the above ESR criteria. As a result, the feedback voltage ripple is 180° from the phase node and behaves in an unstable manner. In this application it is necessary to add a small virtual ESR network that is composed of two capacitors and one resistor, as shown in figure 36.




Fig. 36 - Virtual ESR Ramp Circuit

The ripple voltage at FB is a superposition of two voltage sources: the voltage across C_L and output ripple voltage.

S14-2048-Rev. C, 13-Oct-14

17



They are defined in the following equations.

$$V_{CL} = \frac{I_{L} \times DCR (s \times L/DCR + 1)}{S \times R_{L}C_{L} + 1}$$
$$\Delta V_{OUT} = \frac{\Delta I_{L}}{8C \times f_{SW}}$$

Figure 37 shows the magnitude of the ripple contribution due to C_L at the FB pin.




Fig. 37 - FB Voltage by CL Voltage

It is shown by the following equation.

$$VFB_{CL} = V_{CL} \times \frac{(R_1 / / R_2) \times S \times C_C}{(R_1 / / R_2) \times S \times C_C + 1}$$

Figure 38 shows the magnitude of the ripple contribution due to the output voltage ripple at the FB pin.




Fig. 38 - FB Voltage by Output Voltage

It is shown by the following equation.

$$VFB\Delta V_{OUT} = \Delta V_{OUT} \times \frac{R_2}{R_1 / \frac{1}{S \times C_C} + R_2}$$

It is recommended that R₂ be set to 1k.

The purpose of this network is to couple the inductor current ripple information into the feedback voltage such that the feedback voltage has 90° phase lag to the switching node similar to the case of using standard high ESR capacitors. This is illustrated in figure 39.

Vishay Siliconix




Fig. 39 - FB Voltage in Phasor Diagram

The magnitude of the feedback ripple voltage, which is dominated by the contribution from C_L , is controlled by the value of R_1 , R_2 and C_C . If the corner frequency of $(R_1//R_2) \times C_C$ is too high, the ripple magnitude at the FB pin will be smaller, which can lead to double-pulsing. Conversely, if the corner frequency of $(R_1//R_2) \times C_C$ is too low, the ripple magnitude at FB pin will be higher. Since the SiC402A/B regulates to the valley of the ripple voltage at the FB pin, a high ripple magnitude is undesirable as it significantly impacts the output voltage regulation. As a result, it is desirable to select a corner frequency for $(R_1//R_2) \times C_C$ to achieve enough, but not excessive, ripple magnitude and phase margin. The component values for R_1 , R_2 , and C_C should be calculated using the following procedure.

Select C_L (typical 10 nF) and R_L to match with L and DCR time constant using the following equation.

$$R_L = \frac{L}{DCR \times C_L}$$

Select C_C by using the following equation.

$$C_{C} \approx \frac{1}{R_{1}//R_{2}} \times \frac{3}{2 \times \pi \times f_{sw}}$$

The resistor values (R_1 and R_2) in the voltage divider circuit set the V_{OUT} for the switcher. The typical value for C_C is from 10 pF to 1 nF.

Dropout Performance

The output voltage adjustment range for continuous conduction operation is limited by the fixed 250 ns (typical) minimum off-time of the one-shot. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times.

The duty-factor limitation is shown by the next equation.

$$DUTY = \frac{T_{ON(MIN)}}{T_{ON(MIN)} \times T_{OFF(MAX)}}$$

The inductor resistance and MOSFET on-state voltage drops must be included when performing worst-case dropout duty-factor calculations.

S14-2048-Rev. C, 13-Oct-14

18 stions contact: poworistochours



System DC Accuracy (VOUT Controller)

Three factors affect V_{OUT} accuracy: the trip point of the FB error comparator, the ripple voltage variation with line and load, and the external resistor tolerance. The error comparator offset is trimmed so that under static conditions it trips when the feedback pin is 600 mV, 1 %.

The on-time pulse from the SiC402A/B in the design example is calculated to give a pseudo-fixed frequency of 300 kHz. Some frequency variation with line and load is expected. This variation changes the output ripple voltage. Because adaptive on-time converters regulate to the valley of the output ripple, ½ of the output ripple appears as a DC regulation error. For example, if the output ripple is 50 mV with $V_{IN} = 6$ V, then the measured DC output will be 25 mV above the comparator trip point. If the ripple increases to 80 mV with $V_{IN} = 25$ V, then the measured DC output will be 40 mV above the comparator trip. The best way to minimize this effect is to minimize the output ripple.

The use of 1 % feedback resistors may result in up to 1 % error. If tighter DC accuracy is required, 0.1 % resistors should be used.

The output inductor value may change with current. This will change the output ripple and therefore will have a minor effect on the DC output voltage. The output ESR also affects the output ripple and thus has a minor effect on the DC output voltage.

Switching Frequency Variation

The switching frequency varies with load current as a result of the power losses in the MOSFETs and DCR of the inductor. For a conventional PWM constant-frequency converter, as load increases the duty cycle also increases slightly to compensate for IR and switching losses in the MOSFETs and inductor. An adaptive on-time converter must also compensate for the same losses by increasing the effective duty cycle (more time is spent drawing energy from V_{IN} as losses increase). The on-time is essentially constant for a given V_{OUT}/V_{IN} combination, to offset the losses the off-time will tend to reduce slightly as load increases. The net effect is that switching frequency increases slightly with increasing load.

HIGH OUTPUT VOLTAGE OPERATION

For the SiC40X family the recommended maximum output voltage of no more than 75 % of $V_{\text{IN}}.$

For applications where an output voltage greater than 5 V is required a resistive network should be used to step down the output voltage in order to provide the $V_{OUT\ PIN}$ with 4.5 V.

$$R_1 = \frac{R_2 (V_{OUT} - V_{OUT_PIN})}{V_{OUT_PIN}}$$

For example, if an output voltage of $V_{OUT}=8.5$ V is required, setting $R_2=10~k\Omega$ and $V_{OUT_PIN}=4.5$ V results in $R_1=8870~\Omega.$ The switching frequency will also need recalculating using a V_{OUT_PIN} magnitude of 4.5 V.

$$f_{sw} = \frac{V_{OUT_PIN}}{t_{ON} \times V_{IN}}$$




Fig. 40 - Resistor Divider Network allows 4.5 V at the V_{OUT} Pin





LAYOUT CONSIDERATIONS

The SiC40x family of footprint compatible 15 A, 10 A, and 6 A products offers the designer a scalable buck regulator solution. If the below layout recommendations are followed, the same layout can be used to cover a wide range of output currents and voltages without any changes to the board design and only minor changes to the component values in the schematic.

The reference design has a majority of the components placed on the top layer. This allows for easy assembly and straightforward layout.

Figure 41 outlines the pointers for the layout considerations and the explanations follow.




Fig. 41 - Reference Design Pointers

- 1. Place input ceramic capacitors close to the voltage input pins with a small 10 nF/100 nF placed as close as the design rules will allow. This will help reduce the size of the input high frequency current loop and consequently reduce the high frequency ripple noise seen at the input and the LX node.
- 2. Place the setup and control passive devices logically around the IC with the intention of placing a quiet ground plane beneath them on a secondary layer.

- 3. It is advisable to use ceramic capacitors at the output to reduce impedance. Place these as close to the IC P_{GND} and output voltage node as design will allow. Place a small 10 nF/100 nF ceramic capacitor closest to the IC and inductor loop.
- 4. The loop between LX, V_{OUT} and the IC GND should be as compact as possible. This will lower series resistance and also make the current loop smaller enabling the high frequency response of the output capacitors to take effect.
- 5. The output impedance should be small when high current is required; use high current traces, multiple layers can be used with many vias.
- 6. Use many vias when multiple layers are involved. This will have the effect of lowering the resistance between layers and reducing the via inductance of the PCB nets.
- 7. If a voltage injection network is needed then place it near to the inductor LX node.
- P_{GND} can be used on internal layers if the resistance of the PCB is to be small; this will also help remove heat. Use extra vias if needed but be mindful to allow a path between the vias.
- 9. A quiet plane should be employed for the A_{GND} , this is placed under the small signal passives. This can be placed on multiple layers if needed for heat removal. This should be connected to the P_{GND} plane near to the input GND at one connection only of at least 1 mm width.
- 10. The LX copper can also be used on multiple layers, use a number of vias.
- 11. The copper area beneath the inductor has been removed (on all layers) in this design to reduce the inductive coupling that occurs between the inductor and the GND trace. No other voltage planes should be placed under this area.



PCB LAYOUT




Fig. 42 - Top Layer




Fig. 43 - Inner Layer 1

SiC402A, SiC402BCD

Vishay Siliconix




Fig. 44 - Inner Layer 2





Fig. 45 - Bottom Layer

21



Vishay Siliconix

SCHEMATIC



Note

• If OUT voltage setting \geq 5 V_{DC}, please change R10 and R11 value based on "High Output Voltage Operation" formula calculation.




Vishay Siliconix

BILL	BILL OF MATERIALS (V_{IN} = 12 V, V_{OUT} = 1.5 V, F_{sw} = 500 kHz)									
ITEM	QTY	REFERENCE	PCB FOOTPRINT	VALUE	VOLTAGE	PART NUMBER	MANUFACTURER			
1	2	C1, C2	1206	Omit	35 V	C3216X5R1V226M160AC	TDK			
2	2	C3, C4	1206	22 µF	35 V	C3216X5R1V226M160AC	TDK			
3	3	C5, C9, C12	0402	10 nF	50 V	GRM155R71H103KA88D	Murata			
4	1	C6	0402	2.2 µF	10 V	C0402C225M8PACTU	Kemet			
5	2	C7, C10	0402	2.2 nF	50 V	GRM155R71H222KA01D	Murata			
6	1	C8	0402	100 nF	35 V	CGA2B3X7R1V104K050BB	Vishay			
7	3	C13, C14, C15	1206	47 µF	10 V	GRM31CR61A476ME15L	Murata			
8	5	C16, C17, C18, C19, C20	1206	Omit	10 V	GRM31CR61A476ME15L	Murata			
9	2	C21, C22	7343	Omit	-	-	-			
10	4	P1, P3, P9, P10	Banana Jack	-	-	575-4K-ND	Keystone			
11	5	P2, P4, P5, P7, P8	Header-2	-	-	826926-2	AMP (TE)			
12	1	P6	Header-3	-	-	HTSW-103-08-T-S	Samtec			
13	1	L1	IHLP4040	1 µH	-	IHLP4040DZER1R0	Vishay			
14	1	R1	0402	249K	-	CRCW0402249KFKED	Vishay			
15	1	R2	0402	100K	-	CRCW0402100KFKED	Vishay			
16	1	R3	0402	169K	-	CRCW0402169KFKED	Vishay			
17	1	R4	0402	30K	-	CRCW040230K0FKED	Vishay			
18	1	R5	0402	5K11	-	CRCW04025K11FKED	Vishay			
19	1	R6	0402	76K8	-	CRCW040276K8FKED	Vishay			
20	1	R7	0402	10R	-	CRCW040210R0FKEA	Vishay			
21	1	R8	0402	10K	-	CRCW040210K0FKED	Vishay			
22	1	R9	0805	Omit	-	-	Vishay			
23	1	R10	0402	0R	-	CRCW04020000Z0ED	Vishay			
24	1	R11	0402	Omit	-	-	Vishay			
25	1	R12	0402	1K54	-	CRCW04021K54FKED	Vishay			
26	1	R13	0402	1K	-	CRCW0402249KFKED	Vishay			
27	1	R14	0402	10R	-	CRCW040210R0FKEA	Vishay			
28	1	R15	0402	10K	-	CRCW040210K0FKED	Vishay			
29	1	U1	MLP55-33	SIC402	-	-	-			



PACKAGE DIMENSIONS AND MARKING INFO



DIM.	MIL	LIMETE	RS		INCHES	;	NOTE
Dilvi.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	NOTE
А	0.70	0.75	0.80	0.027	0.029	0.031	
A1	0.00	-	0.05	0.00	-	0.002	8
A2	0.20 ref.			(0.008 ref		
b	0.20	0.25	0.30	0.078	0.098	0.110	4
D	į	5.00 BSC)	0.196 BSC			
е	(0.50 BSC)	0.019 BSC			
Е	ţ	5.00 BSC)	0.196 BSC			
L	0.35	0.40	0.45	0.013	0.015	0.017	
Ν	32			32			3
Nd	8				8		3
Ne		8			8		3

DIM.	MILLIMETERS			INCHES		
Diwi.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
D2-1	3.43	3.48	3.53	0.135	0.137	0.139
D2-2	1.00	1.05	1.10	0.039	0.041	0.043
D2-3	1.00	1.05	1.10	0.039	0.041	0.043
D2-4	1.92	1.97	2.02	0.075	0.077	0.079
D2-5		0.36			0.014	
E2-1	3.43	3.48	3.53	0.135	0.137	0.139
E2-2	1.61	1.66	1.71	0.063	0.065	0.067
E2-3	1.43	1.48	1.53	0.056	0.058	0.060
E2-4		0.45			0.018	

Notes

1. Use millimeters as the primary measurement.

- 2. Dimensioning and tolerances conform to ASME Y1 4.5M 1994.
- 3. N is the number of terminals

Nd is the number of terminals in X-direction and Ne is the number of terminals in Y-direction.

4. Dimensions applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip.

5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.

6. Exact shape and size of this feature is optional.

7. Package warpage max. 0.08 mm.


8. Applied only for terminals.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63729.


S14-2048-Rev. C, 13-Oct-14	24	Document Number: 63729				
For technical questions, contact: powerictechsupport@vishay.com						
THIS DOCUMENT IS SUBJECT	TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED H	HEREIN AND THIS DOCUMENT				

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000





PowerPAK[®] MLP55-32L CASE OUTLINE



Top View

Side View

Bottom View

DIM	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	0.80	0.85	0.90	0.031	0.033	0.035
A1 ⁽⁸⁾	0.00	-	0.05	0.000	-	0.002
A2	0.20 REF.			0.008 REF.		
b ⁽⁴⁾	0.20	0.25	0.30	0.078	0.098	0.011
D	5.00 BSC			0.196 BSC		
е	0.50 BSC			0.019 BSC		
E	5.00 BSC			0.196 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017
N ⁽³⁾	32			32		
Nd ⁽³⁾	8			8		
Ne ⁽³⁾	8			8		
D2 - 1	3.43	3.48	3.53	0.135	0.137	0.139
D2 - 2	1.00	1.05	1.10	0.039	0.041	0.043
D2 - 3	1.00	1.05	1.10	0.039	0.041	0.043
D2 - 4	1.92	1.97	2.02	0.075	0.077	0.079
E2 - 1	3.43	3.48	3.53	0.135	0.137	0.139
E2 - 2	1.61	1.66	1.71	0.063	0.065	0.067
E2 - 3	1.43	1.48	1.53	0.056	0.058	0.060

Notes

1. Use millimeters as the primary measurement.

2. Dimensioning and tolerances conform to ASME Y14.5M. - 1994.

3. N is the number of terminals.

Nd is the number of terminals in X-direction and Ne is the number of terminals in Y-direction.

A Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip.

 $/ \Delta$ The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.

6. Exact shape and size of this feature is optional.

A Package warpage max. 0.08 mm.

8 Applied only for terminals.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.