

# 1. Global joint venture starts operations as WeEn Semiconductors

Dear customer,

As from November 9th, 2015 NXP Semiconductors N.V. and Beijing JianGuang Asset Management Co. Ltd established Bipolar Power joint venture (JV), **WeEn Semiconductors**, which will be used in future Bipolar Power documents together with new contact details.

In this document where the previous NXP references remain, please use the new links as shown below.

WWW - For www.nxp.com use www.ween-semi.com

Email - For salesaddresses@nxp.com use salesaddresses@ween-semi.com

For the copyright notice at the bottom of each page (or elsewhere in the document, depending on the version) "© NXP Semiconductors N.V. *{year}*. All rights reserved" becomes "© WeEn Semiconductors Co., Ltd. *{year}*. All rights reserved"

If you have any questions related to this document, please contact our nearest sales office via email or phone (details via <u>salesaddresses@ween-semi.com</u>).

Thank you for your cooperation and understanding,

WeEn Semiconductors



SCR, 12 A, 15mA, 650 V, SOT78

Rev. 05 — 27 February 2009

**Product data sheet** 

### 1. Product profile

#### **1.1 General description**

Planar passivated SCR (Silicon Controlled Rectifier) in a SOT78 plastic package.

#### 1.2 Features and benefits

High reliability

High thermal cycling performance

Protection Circuits

Static switching

High surge current capability

#### **1.3 Applications**

- Ignition circuits
- Motor control

## 1.4 Quick reference data

#### Table 1. **Quick reference** Symbol Parameter Conditions Unit Min Тур Max V<sub>DRM</sub> repetitive peak \_ 650 V off-state voltage I<sub>T(AV)</sub> average on-state half sine wave; \_ -7.5 А current $T_{mb} \le 109 \text{ °C}$ ; see Figure 3 12 I<sub>T(RMS)</sub> RMS on-state half sine wave; \_ А - $T_{mb} \leq 109 \text{ °C}$ ; see Figure 1; current see Figure 2 **Static characteristics** V<sub>D</sub> = 12 V; T<sub>i</sub> = 25 °C; 2 15 I<sub>GT</sub> gate trigger current \_ mΑ $I_T = 100 \text{ mA}$ ; see Figure 8



# 2. Pinning information

Pinning	information		
Symbol	Description	Simplified outline	Graphic symbol
К	cathode		N 1
А	anode	mb	А Н К
G	gate	<u> </u>	G sym037
mb	anode	L	
	Symbol K A G	KcathodeAanodeGgate	SymbolDescriptionSimplified outlineKcathodeAanodeGgatembanode

# 3. Ordering information

#### Table 3. Ordering information


Type number	Package				
	Name	Description	Version		
BT151-650R	TO-220AB; SC-46	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78		


### 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DRM</sub>	repetitive peak off-state voltage		-	650	V
V <sub>RRM</sub>	repetitive peak reverse voltage		-	650	V
I <sub>T(AV)</sub>	average on-state current	half sine wave; $T_{mb} \le 109 \text{ °C}$ ; see Figure 3	-	7.5	А
I <sub>T(RMS)</sub>	RMS on-state current	half sine wave; T <sub>mb</sub> ≤ 109 °C; see <u>Figure 1</u> ; see <u>Figure 2</u>	-	12	A
dI <sub>T</sub> /dt	rate of rise of on-state current	$I_T$ = 20 A; $I_G$ = 50 mA; $dI_G/dt$ = 50 mA/µs	-	50	A/µs
I <sub>GM</sub>	peak gate current		-	2	А
P <sub>GM</sub>	peak gate power		-	5	W
T <sub>stg</sub>	storage temperature		-40	150	°C
Tj	junction temperature		-	125	°C
I <sub>TSM</sub>	non-repetitive peak	half sine wave; t <sub>p</sub> = 8.3 ms; T <sub>j(init)</sub> = 25 °C	-	132	А
on-state current	on-state current	half sine wave; $t_p = 10 \text{ ms}$ ; $T_{j(init)} = 25 \text{ °C}$ ; see Figure 4; see Figure 5	-	120	A
l <sup>2</sup> t	I2t for fusing	t <sub>p</sub> = 10 ms; sine-wave pulse	-	72	A <sup>2</sup> s
P <sub>G(AV)</sub>	average gate power	over any 20 ms period	-	0.5	W
V <sub>RGM</sub>	peak reverse gate voltage		-	5	V






base temperature; maximum values

SCR, 12 A, 15mA, 650 V, SOT78




#### SCR, 12 A, 15mA, 650 V, SOT78



Values

# 5. Thermal characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	see <u>Figure 6</u>	-	-	1.3	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient free air		-	60	-	K/W



BT151-650R\_5

# 6. Characteristics

Characteristics					
Parameter	Conditions	Min	Тур	Max	Unit
aracteristics					
gate trigger current	$V_D = 12 \text{ V}; \text{ T}_j = 25 \text{ °C}; \text{ I}_T = 100 \text{ mA}; \text{ see}$ Figure 8	-	2	15	mA
latching current	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; see <u>Figure 9</u>	-	10	40	mA
holding current	$V_D = 12 \text{ V}; \text{ T}_j = 25 \text{ °C}; \text{ see } Figure 10$	-	7	20	mA
on-state voltage	I <sub>T</sub> = 23 A; T <sub>j</sub> = 25 °C; see <u>Figure 11</u>	-	1.4	1.75	V
gate trigger voltage	I <sub>T</sub> = 100 mA; V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; see <u>Figure 12</u>	-	0.6	1.5	V
	$I_T = 100 \text{ mA}; V_D = 650 \text{ V}; T_j = 125 \text{ °C}$	0.25	0.4	-	V
off-state current	V <sub>D</sub> = 650 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA
reverse current	V <sub>R</sub> = 650 V; T <sub>j</sub> = 125 °C	-	0.1	0.5	mA
characteristics					
rate of rise of off-state voltage	$V_{DM}$ = 435 V; T <sub>j</sub> = 125 °C; exponential waveform; gate open circuit	50	130	-	V/µs
	$V_{DM}$ = 435 V; T <sub>j</sub> = 125 °C; R <sub>GK</sub> = 100 Ω; exponential waveform; see Figure 7	200	1000	-	V/µs
gate-controlled turn-on time	$\begin{split} I_{TM} &= 40 \text{ A};  V_D = 650  \text{V};  I_G = 100  \text{mA}; \\ dI_G/dt &= 5  A/\mu\text{s};  T_j = 25 ^\circ\text{C} \end{split}$	-	2	-	μs
commutated turn-off time		-	70	-	μs
	Parameter         aracteristics         gate trigger current         latching current         holding current         on-state voltage         gate trigger voltage         gate trigger voltage         off-state current         reverse current         characteristics         rate of rise of off-state         voltage         gate-controlled turn-on         time         commutated turn-off	$\begin{tabular}{ c c c c } \hline Parameter & Conditions \\ \hline \end{tabular} \hline \end{tabular} \\ \hline \e$	$\begin{array}{ c c c c } \hline Parameter & Conditions & Min \\ \hline \mbox{aracteristics} & & & & & & & & & & & & & & & & & & &$	$\begin{tabular}{ c c c c c } \hline Parameter & Conditions & Min & Typ \\ \hline \begin{tabular}{ c c c } \hline Paracteristics & & & & & & & & & & & & & & & & & & &$	$\begin{array}{ c c c c c } \hline Parameter & Conditions & Min & Typ & Max \\ \hline aracteristics & & & & & & & & & & & & & & & & & & \\ \hline aracteristics & & & & & & & & & & & & & & & & & & \\ \hline gate trigger current & V_D = 12 V; T_j = 25 °C; I_T = 100 mA; see & - & 2 & 15 \\ \hline latching current & V_D = 12 V; T_j = 25 °C; see Figure 9 & - & 10 & 40 \\ \hline holding current & V_D = 12 V; T_j = 25 °C; see Figure 10 & - & 7 & 20 \\ \hline on-state voltage & I_T = 23 A; T_j = 25 °C; see Figure 11 & - & 1.4 & 1.75 \\ gate trigger voltage & I_T = 100 mA; V_D = 12 V; T_j = 25 °C; see & - & 0.6 & 1.5 \\ \hline Figure 12 & I_T = 100 mA; V_D = 650 V; T_j = 125 °C & 0.25 & 0.4 & - \\ \hline off-state current & V_D = 650 V; T_j = 125 °C & - & 0.1 & 0.5 \\ \hline reverse current & V_R = 650 V; T_j = 125 °C & - & 0.1 & 0.5 \\ \hline characteristics & & & & & & & & \\ rate of rise of off-state waveform; gate open circuit & V_{DM} = 435 V; T_j = 125 °C; R_{GK} = 100 \Omega; \\ \hline voltage & & & & & & & & & & & & & & & & & & &$








Fig 8. Normalized gate trigger current as a function of junction temperature

SCR, 12 A, 15mA, 650 V, SOT78



#### SCR, 12 A, 15mA, 650 V, SOT78

### 7. Package outline



#### Fig 13. Package outline SOT78 (TO-220AB)

# 8. Revision history

Table 7. Revision histo	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BT151-650R_5	20090227	Product data sheet	-	BT151_SER_L_R_4
Modifications:	5	utline updated. er BT151-650R separated	from data sheet BT151_S	SER_L_R_4.
BT151_SER_L_R_4	20061023	Product data sheet	-	BT151_SERIES_3
BT151_SERIES_3 (9397 750 13159)	20040607	Product specification	-	BT151_SERIES_2
BT151_SERIES_2	19990601	Product specification	-	BT151_SERIES_1
BT151_SERIES_1	19970901	Product specification	-	-

# 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

# damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **10. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

### 11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline8
8	Revision history9
9	Legal information10
9.1	Data sheet status10
9.2	Definitions10
9.3	Disclaimers
9.4	Trademarks10
10	Contact information10

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2009.

All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 February 2009 Document identifier: BT151-650R\_5

founded by

