

TOSHIBA CMOS Integrated Circuit Silicon Monolithic

TC78B006FNG TC78B006FTG TC78B006AFNG TC78B006AFTG TC78B006BFNG TC78B006BFTG TC78B006CFNG TC78B006CFTG


Single Phase Full-wave Pre-driver for Fan Motor

The TC78B006 series are single phase full-wave pre-drivers for fan motors.

Features

- Single-phase full-wave drive
- Motor power supply voltage: VM=30V (maximum operating range)
- Standby mode
- Output PWM control
- Built-in oscillation circuit
- Soft switching drive
- Lock protection, Automatic restart
- Quick start
- Soft start
- Built-in voltage regulator
- Current limit function
- Built-in thermal shut down circuit

- TC78B006FNG: Direct PWM input, Rotation Speed Detection output, SSOP16
- TC78B006FTG: Direct PWM input, Rotation Speed Detection output, WQFN16
- TC78B006AFNG: Direct PWM input, Lock Detection Output, SSOP16
- TC78B006AFTG: Direct PWM input, Lock Detection Output, WQFN16
- TC78B006BFNG: Analog voltage input, Rotation Speed Detection output, SSOP16
- TC78B006BFTG: Analog voltage input, Rotation Speed Detection output, WQFN16
- TC78B006CFNG: Analog voltage input, Lock Detection Output, SSOP16
- TC78B006CFTG: Analog voltage input, Lock Detection Output, WQFN16




Weight:

SSOP16-P-225-0.65B 0.07g (typ.)


P-WQFN16-0303-0.50-003 0.02g (typ.)

Block Diagram (Application circuit)

Direct PWM input (TSP) type




Analog voltage input (VSP) type




Pin Assignment


- FNG Direct PWM input (TSP 6pin), Rotation speed detection output (FG 5pin)




- AFNG Direct PWM input (TSP 6pin), Lock detection output (RDO 5pin)




■ **BFNG** Analog voltage input (VSP 6pin), Rotation speed detection output (FG 5pin)




■ **CFNG** Analog voltage input (VSP 6pin), Lock detection output (RDO 5pin)




- FTG Direct PWM input (TSP 4pin), Rotation speed detection output (FG 3pin)




- AFTG Direct PWM input (TSP 4pin), Lock detection output (RDO 3pin)



- BFTG Analog voltage input (VSP 4pin), Rotation speed detection output (FG 3pin)



- CFTG Analog voltage input (VSP 4pin), Lock detection output (RDO 3pin)



Pin Description

- FNG/FTG Direct PWM input (TSP), Rotation speed detection output (FG) type

Pin No.		Pin name	Description
FNG	FTG		
14	12	VREG	Output pin for reference voltage of 5 V
13	11	HP	Hall signal input pin +
12	10	HM	Hall signal input pin -
3	1	VM	Power supply pin
11	9	GND	Connection pin for ground
15	13	OUT1P	Output pin 1 for high side drive
16	14	OUT1N	Output pin 1 for low side drive
2	16	OUT2P	Output pin 2 for high side drive
1	15	OUT2N	Output pin 2 for low side drive
4	2	OC	Current limit detection pin
5	3	FG	Rotating output pin
6	4	TSP	Setting pin for output duty
7	5	VMI	Setting pin for minimum output duty
8	6	VSOFT	Adjusting pin for soft switching
9	7	CT	Setting pin for lock protection term
10	8	SS	Setting pin for soft start term

- AFNG/AFTG Direct PWM input (TSP), Lock detection output (RDO) type

Pin No.		Pin name	Description
AFNG	AFTG		
14	12	VREG	Output pin for reference voltage of 5 V
13	11	HP	Hall signal input pin +
12	10	HM	Hall signal input pin -
3	1	VM	Power supply pin
11	9	GND	Connection pin for ground
15	13	OUT1P	Output pin 1 for high side drive
16	14	OUT1N	Output pin 1 for low side drive
2	16	OUT2P	Output pin 2 for high side drive
1	15	OUT2N	Output pin 2 for low side drive
4	2	OC	Current limit detection pin
5	3	RDO	Output pin for lock detection signal
6	4	TSP	Setting pin for output duty
7	5	VMI	Setting pin for minimum output duty
8	6	VSOFT	Adjusting pin for soft switching
9	7	CT	Setting pin for lock protection term
10	8	SS	Setting pin for soft start term

■ BFNG/BFTG Analog voltage input (VSP), Rotation speed detection output (FG) type

Pin No.		Pin name	Description
BFNG	BFTG		
14	12	VREG	Output pin for reference voltage of 5 V
13	11	HP	Hall signal input pin +
12	10	HM	Hall signal input pin -
3	1	VM	Power supply pin
11	9	GND	Connection pin for ground
15	13	OUT1P	Output pin 1 for high side drive
16	14	OUT1N	Output pin 1 for low side drive
2	16	OUT2P	Output pin 2 for high side drive
1	15	OUT2N	Output pin 2 for low side drive
4	2	OC	Current limit detection pin
5	3	FG	Rotating output pin
6	4	VSP	Setting pin for output duty
7	5	VMI	Setting pin for minimum output duty
8	6	VSOFT	Adjusting pin for soft switching
9	7	CT	Setting pin for lock protection term
10	8	SS	Setting pin for soft start term

■ CFNG/CFTG Analog voltage input (VSP), Lock detection output (RDO) type

Pin No.		Pin name	Description
CFNG	CFTG		
14	12	VREG	Output pin for reference voltage of 5 V
13	11	HP	Hall signal input pin +
12	10	HM	Hall signal input pin -
3	1	VM	Power supply pin
11	9	GND	Connection pin for ground
15	13	OUT1P	Output pin 1 for high side drive
16	14	OUT1N	Output pin 1 for low side drive
2	16	OUT2P	Output pin 2 for high side drive
1	15	OUT2N	Output pin 2 for low side drive
4	2	OC	Current limit detection pin
5	3	RDO	Lock detection output pin
6	4	VSP	Setting pin for output duty
7	5	VMI	Setting pin for minimum output duty
8	6	VSOFT	Adjusting pin for soft switching
9	7	CT	Setting pin for lock protection term
10	8	SS	Setting pin for soft start term

Absolute Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating	Unit
Power supply voltage		V _M	40	V
		V _{REG}	6 (Note 1)	
Input voltage	V _M , V _{SOFT} , CT, SS, OC HP, HM	V _{IN}	-0.3 to 6	V
	TSP, VSP		-0.3 to 40	
Output voltage	OUT1P, OUT2P, FG, RDO	V _{OUT}	40	V
	OUT1N, OUT2N		15 (Note 2)	
Output current	OUT1P, OUT2P	I _{OUT}	20	mA
	OUT1N, OUT2N		-20	
	V _{REG}		-10	
	FG, RDO		10	
Power dissipation		P _D	0.96 (Note 3)	W
			2.5 (Note 4)	
Operating temperature		T _{opr}	-40 to 105	°C
Storage temperature		T _{stg}	-55 to 150	°C

As for current items, current flowing to the IC is indicated “plus” and that flowing from the IC is indicated “minus”.

Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating (s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. Please use the IC within the specified operating ranges.

Note 1: Voltage of V_{REG} is generated in the IC. Do not apply the voltage from external.


Note 2: Voltages of OUT1N and OUT2N are generated in the IC. Do not apply the voltage from external.

Note 3: TC78B006FNG/AFNG/BFNG/CFNG when mounted on a glass epoxy board, (40mm×30mm×1.6mm, 2-layer FR-4 board)

Note 4: TC78B006FTG/AFTG/BFTG/CFTG when mounted on a glass epoxy board, (74mm×74mm×1.6mm, 4-layer FR-4 board)

Package Power Dissipation


TC78B006FNG/AFNG/BFNG/CFNG



(1) When mounted on the board, R_{th(j-a)}=130°C/W
(40mm×30mm×1.6mm 2-layer FR-4 board)

(2) IC only
R_{th(j-a)}=400°C/W

TC78B006FTG/AFTG/BFTG/CFTG



(1) When mounted on the board, R_{th(j-a)}=50°C/W
(74mm×74mm×1.6mm 4-layer FR-4 board)

(2) When mounted on the board, R_{th(j-a)}=160°C/W
(φ40mm×1.6mm 1-layer FR-4 board)

Operating Ranges (Ta = 25°C)

Characteristics		Symbol	Min	Typ.	Max	Unit
VM power supply voltage		V_{Mopr1}	5.5	12	30	V
VM power supply for low voltage operation		V_{Mopr2}	3.5	—	5.5	V
VREG power supply voltage		V_{REG1}	4.5	5	5.5	V
VREG power supply for low voltage operation		V_{REG2}	3.3	—	5.5	V
Input PWM frequency		$f_{TSP IN}$	1	—	100	kHz
Input voltage	VMI, VSOFT, CT, SS	V_{IN}	-0.3	—	V_{REG}	V
	TSP, VSP		-0.3	—	5.5	

Note: In low-voltage operation, electrical characteristics are not covered under guarantee because the variation of the characteristics becomes large.

Electrical Characteristics (Ta = 25°C, V_M = 12V, unless otherwise specified.)

Characteristics		Symbol	Test conditions	Min	Typ.	Max	Unit
Power supply current		I _{VM}	V _M =12 V, V _{REG} =OPEN Hall input=100Hz, output OPEN	—	4.5	6	mA
		I _{VM ST}	Standby mode	—	0.5	1	mA
Hall signal input	Common phase input voltage range	V _{CMRH}	(Design target value) (Note 1)	0	—	V _{REG} -1.5	V
	Input voltage swing	V _H		40	—	—	mV
	Input current	I _H	V _{HP} -V _{HM} ≥ 100mV	—	—	1	μA
	Hysteresis+ Voltage	V _{HHYS+}	(Design target value) (Note 1)	—	10	—	mV
	Hysteresis- Voltage	V _{HHYS-}	(Design target value) (Note 1)	—	-10	—	mV
VREG pin voltage		V _{REG}	I _{VREG} =-10mA	4.5	5	5.5	V
Maximum voltage of ADC convertor		V _{ADC}	(Design target value) (Note 1)	—	V _{REG} -0.75	—	V
TSP pin	Input voltage	V _{TSP (L)}	Low voltage	-0.3	—	1.0	V
		V _{TSP (H)}	High voltage	2.0	—	5.5	
	Input current	I _{TSP}	Input voltage 0V to V _{REG}	—	—	1	μA
	Input frequency	f _{TSP}		1	—	100	kHz
	full Duty detection term	T _{full}		1.1	1.6	2.1	ms
Stop command detection term		T _{stop}		70	100	130	ms
VSP pin	Input voltage	V _{VSP(L)}	Threshold voltage of stopping output	1.35	1.5	1.65	V
		V _{VSP(H)}	Threshold voltage of full output	3.3	3.6	3.9	V
	Input current	I _{VSP}	In normal operation, Input voltage 0V to V _{REG}	—	—	1	μA
	Response time	T _{VSP}	(Design target value) (Note 1)	—	—	10	ms
Standby mode	Transition voltage	V _{STBY(L)}	TSP, VSP pins	1	—	—	V
	Recover voltage	V _{STBY(H)}	TSP, VSP pins	—	—	1.3	
FG/RDO pin	Output Low voltage	V _{OUT(L)}	I _{FG/RDO} =5mA	—	—	0.3	V
	Output leakage current	I _{OUT(H)}	V _{FG/RDO} =5V	—	—	1	μA
Pin input current		I _{IN}	VSOFT,SS pins Input voltage 0V to V _{REG}	—	—	1	μA
			VMI pin Input voltage 0V to V _{REG}	—	—	2	
			CT pin Input voltage=0V	-130	-100	-70	
			CT pin Input voltage=V _{REG}	70	100	130	
High side output current		I _{OUTP(L)}	V _{OUTP} =12V	9	11	13	mA
High side output leakage current		I _{OUTP(H)}	V _{OUTP} =12V	—	—	1	μA
High voltage of low side output		V _{OUTN(H)}	I _{OUTN} =-5mA	9	10	11	V
Low voltage of low side output		V _{OUTN(L)}	I _{OUTN} =5mA	—	0.5	0.75	V
Internal oscillation frequency		f _{OSC}	Measured by internal divided frequency	7	10	13	MHz
Output PWM frequency		f _{PWM}		28	40	52	kHz
Current limit detecting voltage for OC pin		V _{OC}		135	150	165	mV
Masking time of current limit circuit		T _{MASK}	(Design target value) (Note 1)	—	2	—	μs
Voltage for VM low voltage detection		V _{UVLO}	Operation voltage (Design target value) (Note 1)	2.6	2.9	3.2	V
		V _{PORRL}	Recover voltage (Design target value) (Note 1)	2.9	3.2	3.5	V

Characteristics	Symbol	Test conditions	Min	Typ.	Max	Unit
Operating temperature of thermal shutdown circuit	T_{SD}	Junction temperature (Design target value) (Note 1)	—	165	—	°C
Hysteresis of thermal shutdown circuit	ΔT_{SD}	(Design target value) (Note 1)	—	40	—	°C

As for current items, current flowing to the IC is indicated “plus” and that flowing from the IC is indicated “minus”.

Note 1: Toshiba does not implement testing before shipping.

Reference Data




Fig.1 Power supply current




Fig.2 Power supply current (Standby mode)




Fig.3 Hall input hysteresis voltage




Fig.4 Voltage of VREG pin ($V_M=12V$)




Fig.5 Voltage of VREG pin ($T_a=25^\circ C$)




Fig.6 Transition voltage of standby mode




Fig.7 Recover voltage of standby mode




Fig.8 Output low voltage of FG/RDO pin ($I_{FG/RDO}=-5mA$)




Fig.9 High side output current




Fig.10 High voltage of low side output ($I_{OUTN}=-5mA$)




Fig.11 High voltage of low side output ($T_a=25^\circ C$)




Fig.12 Low voltage of low side output ($I_{OUTN}=5mA$)




Fig.13 Internal oscillation frequency









Fig.14 Current limit detection voltage of OC pin

I/O Equivalent Circuits

Pin name	I/O signal	Equivalent circuit
HP HM	Hall signal input pin Common phase input voltage range 0V to $V_{REG}-1.5V$	
TSP VSP	Control voltage input pin	
SS VSOFT	Control voltage input pin	
VMI	Control voltage input pin	
CT	Control voltage input pin	

Pin name	I/O signal	Equivalent circuit
VREG	Voltage output pin $V_{REG} = 5V$ (typ.)	 <p>The diagram shows the internal circuit for the VREG pin. It features a voltage divider network connected to a VM input. The divider consists of two resistors in series, with the output node connected to the VREG pin. A buffer amplifier is connected to this node. Additionally, there are two diodes connected to the VREG pin: one from VM to VREG and one from VREG to ground.</p>
FG RDO	Digital output pin Open drain output The output pin should pull-up externally to output high level	 <p>The diagram shows the internal circuit for the FG/RDO pin. It is an open-drain output, consisting of a single transistor with its emitter connected to ground and its collector connected to the FG/RDO pin. A diode is connected from the pin to ground.</p>
OUTxP	High side output pin	 <p>The diagram shows the internal circuit for the high-side output pin. It features a PMOS transistor with its source connected to a VM input and its gate connected to a driver. The drain of the PMOS is connected to the output pin. An NMOS transistor is connected to the output pin with its source to ground and its gate to the driver. A diode is connected from the output pin to ground.</p>
OUTxN	Low side output pin	 <p>The diagram shows the internal circuit for the low-side output pin. It features an NMOS transistor with its source connected to ground and its gate connected to a driver. The drain of the NMOS is connected to the output pin. A PMOS transistor is connected to the output pin with its source to a VM input and its gate to the driver. A 100kΩ resistor is connected from the output pin to ground. A diode is connected from VM to the output pin, and another diode is connected from the output pin to ground.</p>
OC	Current limit detection pin	 <p>The diagram shows the internal circuit for the OC pin. It consists of a diode connected from VM to the OC pin, and another diode connected from the OC pin to ground. A 40kΩ resistor is connected from the OC pin to the VREG pin. The VREG pin is connected to a buffer amplifier, which is also connected to a 0.15V reference voltage source.</p>

Functional Description

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. Timing charts may be simplified for explanatory purposes.

1. Basic operation

At startup, the motor is driven by a square-wave drive by determining the conducting phase with hall input signal.

When hall signal frequency reaches 10Hz (typ.) or more, the motor is driven by the conducting pattern which is generated by estimating the next conducting timing from the hall input signal.

When hall signal frequency (f_{Hall}) falls 5Hz (typ.) or less, the motor operation returns to the square-wave drive.

<I/O function table>

HP	HM	OUT1P	OUT1N	OUT2P	OUT2N	FG	RDO	Mode
H	L	OFF	H	PWM	L	OFF	L	Rotating (Note 1)
L	H	PWM	L	OFF	H	L	L	
H	L	OFF	H	OFF	L	OFF	—	Current limit drive (Note 2)
L	H	OFF	L	OFF	H	L	—	
—	—	OFF	L	OFF	L	—	OFF	Lock protection (Note 3)
—	—	OFF	L	OFF	L	—	—	Thermal shutdown
—	—	OFF	L	OFF	L	OFF	OFF	Standby mode

Note 1: FG signal is outputted according to the phase-switching. Output modulation waveform generates data of 360° at the next rising timing of hall signal ((FG=L→OFF)). And it switches the phase of output based on the result of the internal calculation.


Note 2: High side FET is turned off during current limitation. It recovers automatically every PWM frequency.

Note 3: High side FET is turned off after lock protection. Low side FET is turned off after a certain period of time. FG output changes depending on the rotor position in the lock protection mode the same as rotating mode.


2. PWM drive

In PWM drive, Pch-FET of the external FET is turned on and off repeatedly.

	HP	HM	OUT1P	OUT1N	OUT2P	OUT2N
PWM ON	H	L	OFF	H	L	L
	L	H	L	L	OFF	H
PWM OFF	H	L	OFF	H	OFF	L
	L	H	OFF	L	OFF	H
All OFF	—	—	OFF	L	OFF	L



In switching phase, the output operates in below order. (Hall signal is 10Hz or more in case of full duty.)




(*) Design target value

3. Transition of IC state and timing chart

State transition


TSP signal input



Note: When minimum output duty is configured by VMI pin,

- the operation moves to the startup sequence from the initial detection regardless of TSP signal.
- the operation does not move to the stop mode even if TSP outputs low level.


VSP signal input



Note: When minimum output duty is configured by VMI pin,

- the operation moves to the startup sequence from the initial detection regardless of VSP signal.
- the operation does not move to the stop mode even if VSP < V_{VSP(L)}.

Detailed description of each state (TSP input)



• Stop mode

After the power supply is applied, the operation moves to the stop mode. If input signal of TSP pin is low for T_{stop} in normal rotating or lock protection, the operation moves to the stop mode. When the operation moves from the normal rotating mode to the stop mode, output keeps PWM OFF until switching of hall signal is detected 3 times or its frequency is detected 5Hz or less. After that, all of external FETs are turned off. In the stop mode, FG signal is outputted by detecting switching of hall signal continually.

When minimum output duty is configured by VMI pin, the operation does not move to the stop mode.

In case startup duty is configured by VMI pin, the operation moves to the stop mode when duty of TSP equals startup duty or less.

When PWM input of TSP pin is detected during the stop mode, the operation moves to the startup sequence.

• Startup sequence

In startup sequence, it starts output when duty of TSP equals the startup duty or more.

Output starts with a 20% duty. The soft start operation changes output duty gradually according to SS pin setting. Finally, the output duty will reach the duty configured by input signal of TSP pin.

In startup, it starts from the square-wave drive. As for the switching of the hall signal, soft switching starts when the frequency of 10Hz or more is detected two cycles or more. In the square-wave drive, in order to reduce the regenerative current to the power supply in phase switching, the PWM OFF term of 1ms is inserted after output phase switching.

• Normal rotating

In normal rotating, output duty is controlled by the duty of PWM input signal of TSP pin.

The output duty changes at the slew rate which is configured by the voltage of SS pin.

In rotating, in case that the hall signal switching frequency is detected more than 10Hz for two cycles or more in, soft switching enables.

In case that the hall signal switching frequency is detected less than 5Hz, soft switching becomes invalid. And PWM OFF term of 1ms is inserted after the output phase switches.

• Lock protection

It monitors the motor rotation by the hall signal and operates when the zero cross of the hall signal cannot be detected for a certain term (T_{ON}) or more. When lock protection operates, the high side external FET is turned off for T_{ON} and then all external FETs are turned off. The motor drive resumes automatically certain term (T_{OFF}) after the lock protection operates.

Lock protection term (T_{ON}) and auto restart term (T_{OFF}) can be configured by CT pin.

FG is outputted by the hall signal even while the lock protection is operating.

In case the zero cross of the hall signal is detected twice in re-startup, the lock protection is cleared and the RDO signal outputs low again.

When TSP input is low level during T_{stop} after lock protection, the operation moves to the stop mode and ready for quick start.

• Standby mode

When switching of hall signal is not detected for T_{ON} in the stop mode, the operation moves the standby mode.

In standby mode, FG pin and RDO pin are OFF (Hi-Z).

When TSP input signal is detected during standby mode, the standby mode is cleared and the operation moves to the startup sequence.

Detailed description of each state (VSP input)

- Stop mode

After the power supply is applied, the operation moves to the stop mode. If the voltage of VSP pin is $V_{VSP(L)}$ or less in normal rotating or lock protection, the operation moves to the stop mode. However, the voltage of VSP pin should be kept for T_{VSP} or more because it is detected by AD convertor circuit. When the operation moves from the normal rotating mode to the stop mode, output keeps PWM OFF until switching of hall signal is detected 3 times or its frequency is detected 5Hz or less. After that, all of external FETs are turned off. In the stop mode, FG signal is outputted by detecting switching of hall signal continually.

When minimum output duty is configured by VMI pin, the operation does not move to the stop mode.

In case startup duty is configured by VMI pin, the operation moves to the stop mode when the voltage of VSP pin falls to the threshold of startup voltage or less.

When the voltage of VSP pin is $V_{VSP(L)}$ or more is detected during the stop mode, the operation moves to the startup sequence.

- Startup sequence

In startup sequence, it starts output when the voltage of VSP pin is the threshold of startup voltage or more.

Output starts with a 20% duty. The soft start operation changes output duty gradually according to SS pin setting. Finally, the output duty will reach the duty configured by input voltage of VSP pin.

In startup, it starts from the square-wave drive. As for the switching of the hall signal, soft switching starts when the frequency of 10Hz or more is detected two cycles or more. In the square-wave drive, in order to reduce the regenerative current to the power supply in phase switching, the PWM OFF term of 1ms is inserted after output phase switching.

- Normal rotating

In normal rotating, output duty is controlled by the voltage of VSP pin.

The output duty changes at the slew rate which is configured by the voltage of SS pin.

In rotating, in case that the hall signal switching frequency is detected more than 10Hz for two cycles or more in, soft switching enables.

In case that the hall signal switching frequency is detected less than 5Hz, soft switching becomes invalid. And PWM OFF term of 1ms is inserted after the output phase switches.

- Lock protection

It monitors the motor rotation by the hall signal and operates when the zero cross of the hall signal cannot be detected for a certain term (T_{ON}) or more. When lock protection operates, the high side external FET is turned off for T_{ON} and then all external FETs are turned off. The motor drive resumes automatically certain term (T_{OFF}) after the lock protection operates.

Lock protection term (T_{ON}) and auto restart term (T_{OFF}) can be configured by CT pin.

FG is outputted by the hall signal even while the lock protection is operating.

In case the zero cross of the hall signal is detected twice in re-startup, the lock protection is cleared and the RDO signal outputs low again.

When the level of VSP input is $V_{VSP(L)}$ or less after lock protection, the operation moves to the stop mode and can start quickly.

- Standby mode


When the voltage of VSP pin is detected $V_{STBY(L)}$ or less and switching of hall signal is not detected for T_{ON} in the stop mode, the operation moves the standby mode.

In standby mode, FG pin and RDO pin are OFF (Hi-Z).

When the voltage of VSP exceeds $V_{STBY(H)}$ during standby mode, the standby mode is cleared and the operation moves to the startup sequence.

4. TSP/ VMI input pin

Output duty is configured by duty of PWM signal which is inputted to TSP pin.




To detect the duty in startup, 3 pulses of PWM signal are necessary. When the duty of input PWM signal changes in the normal rotating state, 1 pulse of PWM signal is required to detect the duty.

To detect the input PWM signal duty of 100%, high level should be kept for T_{full} (1.6ms (typ.)) from the rising edge.


To detect the input PWM signal duty of 0%, low level should be kept for T_{stop} (100ms (typ.)) from the falling edge.

When output duty changes, it changes at the slew rate which is configured by the voltage of SS pin.

Minimum of output duty and startup duty can be configured by the voltage of VMI pin.



In case of setting minimum of output duty



In case of setting threshold of startup duty

The relation of the voltage of VMI pin, minimum of output duty, and threshold of startup duty is as follows:

Step	VMI [V]	Minimal Duty	Startup threshold Duty	Step	VMI [V]	Minimal Duty	Startup threshold Duty	Step	VMI [V]	Minimal Duty	Startup threshold Duty
1	0.00	0%	0%	12	1.46	35%	0%	23	2.92	0%	5%
2	0.13	5%	0%	13	1.59	38%	0%	24	3.05	0%	10%
3	0.27	8%	0%	14	1.73	41%	0%	25	3.19	0%	15%
4	0.40	11%	0%	15	1.86	44%	0%	26	3.32	0%	20%
5	0.53	14%	0%	16	1.99	47%	0%	27	3.45	0%	25%
6	0.66	17%	0%	17	2.13	50%	0%	28	3.59	0%	30%
7	0.80	20%	0%	18	2.26	50%	0%	29	3.72	0%	35%
8	0.93	23%	0%	19	2.39	50%	0%	30	3.85	0%	40%
9	1.06	26%	0%	20	2.52	0%	0%	31	3.98	0%	45%
10	1.20	29%	0%	21	2.66	0%	0%	32	4.12	0%	50%
11	1.33	32%	0%	22	2.79	0%	0%				

(Minimum of output duty indicates the value of output peak because this circuit has a soft switching function.)

When minimum of output duty is configured by VMI pin, standby mode is disenabled.

When startup duty is configured by VMI pin, the condition of moving to the standby mode is that the hall signal is not switched for T_{ON} since the operation moves to the stop mode.


In using the function of VMI pin, configure the voltage by the resistance voltage divider from V_{REG} .

When the function of VMI pin is not used, connect the pin to the GND.


5. VSP/ VMI pin

Output starts when the voltage of VSP pin exceeds $V_{VSP(L)}$. Output turns off when the voltage of VSP pin falls to $V_{VSP(L)}$ or less. Output duty is full when the voltage of VSP pin rises to $V_{VSP(H)}$ or more.


The relation of the voltage of VSP pin and the output PWM duty is as follows.




When output duty changes, it changes at the slew rate which is configured by the voltage of SS pin.



Minimum of output duty and the startup duty can be configured by the voltage of VM I pin.



In case of setting minimum of output duty



In case of setting threshold of startup voltage

The relation of the voltage of VMI pin, minimum of output duty, and threshold of startup voltage is as follows.

Step	VMI [V]	Minimal Duty	Startup threshold Voltage [V]	Step	VMI [V]	Minimal Duty	Startup threshold Voltage [V]	Step	VMI [V]	Minimal Duty	Startup threshold Voltage [V]
1	0.00	0%	1.5	12	1.46	35%	0	23	2.92	0%	1.61
2	0.13	5%	0	13	1.59	38%	0	24	3.05	0%	1.71
3	0.27	8%	0	14	1.73	41%	0	25	3.19	0%	1.83
4	0.40	11%	0	15	1.86	44%	0	26	3.32	0%	1.93
5	0.53	14%	0	16	1.99	47%	0	27	3.45	0%	2.03
6	0.66	17%	0	17	2.13	50%	0	28	3.59	0%	2.14
7	0.80	20%	0	18	2.26	50%	0	29	3.72	0%	2.24
8	0.93	23%	0	19	2.39	50%	0	30	3.85	0%	2.36
9	1.06	26%	0	20	2.52	0%	1.5	31	3.98	0%	2.46
10	1.20	29%	0	21	2.66	0%	1.5	32	4.12	0%	2.56
11	1.33	32%	0	22	2.79	0%	1.5				

(Minimum of output duty indicates the value of output peak because this circuit has a soft switching function.)

When minimum of output duty is configured by VMI pin, standby mode is disenabled.


When startup duty is configured by VMI pin, the condition of moving to the standby mode is that the hall signal is not switched for T_{ON} under the condition that the voltage of VSP pin is $V_{STBY(L)}$ or less.

In using the function of VMI pin, configure the voltage by the resistance voltage divider from V_{REG} .

When the function of VMI pin is not used, connect the pin to the GND.

6. SS input pin

Analog voltage inputted to the voltage of SS pin is converted by 8-bit AD convertor and the rate of acceleration and deceleration is controlled.




Digital value of SS pin, which is gained after AD conversion, changes 0.4% of the output duty every $4 \times N_{SS}$ pulses of the output PWM in N_{SS} .

For example, when the output duty changes from 20% to 100% (Amount of duty change: 80%)

- When digital value is 100 after conversion, acceleration and deceleration term is 2s.
- When digital value is 255 after conversion, acceleration and deceleration term is 5.1s.


7. Hall input signal

Below characteristics can be inputted to the hall input pin.



8. Soft switching

Soft switching is performed by changing the output PWM duty gradually when conducting phase switches.



Term of soft switching (T_{soft}) is determined by the time of prior hall signal (360°) and the voltage of VSOF pin.

In soft switching after conducting phase switch, the output PWM duty changes gradually from 0% to 100% of the output PWM duty determined by TSP/VSP signal by 32 steps in maximum. In soft switching before conducting phase switch, the output PWM duty changes gradually from 100% to 0% of the output PWM duty determined by TSP/VSP signal by 32 steps in maximum.

In case that soft switching term is 22.5° or less, the number of steps of duty change becomes less than 32.

<Relation of the voltage of VSOF pin and the operation term of soft switching>

$V_{SOF} = 0V \rightarrow 0^\circ$

$V_{SOF} = V_{ADC} \rightarrow 90^\circ$ (In case the voltage of V_{ADC} or more is inputted, it is recognized as 90°)


Step	VSOFT (V)	term (°)	Step	VSOFT (V)	term (°)	Step	VSOFT (V)	term (°)
1	0.00	0.0	12	1.46	31.9	23	2.92	63.9
2	0.13	2.9	13	1.59	34.8	24	3.05	66.8
3	0.27	5.8	14	1.73	37.7	25	3.19	69.7
4	0.40	8.7	15	1.86	40.6	26	3.32	72.6
5	0.53	11.6	16	1.99	43.5	27	3.45	75.5
6	0.66	14.5	17	2.13	46.5	28	3.59	78.4
7	0.80	17.4	18	2.26	49.4	29	3.72	81.3
8	0.93	20.3	19	2.39	52.3	30	3.85	84.2
9	1.06	23.2	20	2.52	55.2	31	3.98	87.1
10	1.20	26.1	21	2.66	58.1	32	4.12	90.0
11	1.33	29.0	22	2.79	61.0			

When next rising edge does not occur though term of T1' passes, last output state continues. When the frequency of 5Hz or less is detected, the operation moves to the square-wave drive mode.

Conducting pattern is reset in synchronization with the rising edge of the hall signal. So, waveform indicates non-contiguous every reset in acceleration and deceleration mode.

9. Lock protection

Lock protection monitors motor rotation by the hall signal and operates when the zero cross of the hall signal cannot be detected for a certain term (T_{ON}) or more. When lock protection operates, the high side FET is turned off in the term of T_{ON} and then all FET are turned off. The motor drive resumes certain term (T_{OFF}) after the lock protection operates.



FG is outputted by the hall signal even while the lock protection is operating.

In case the zero cross of the hall signal is detected twice in re-startup, the lock protection is cleared and the RDO signal outputs low again.


Lock protection term (T_{ON}) and auto restart term (T_{OFF}) are determined by the setting of CT pin. Standby mode can be invalid depending on the setting of CT pin.

Setting of CT pin		T_{ON} term [s]	T_{OFF} term [s]	Standby mode
Voltage range	Recommended setting			
3.73V to V_{REG}	Short to V_{REG}	0.3	3.0	Invalid
3.20V to 3.72V	Pull-up to V_{REG} with a resistor of 39k Ω	0.6	6.0	Invalid
2.67V to 3.18V	Pull-up to V_{REG} with a resistor of 120k Ω	0.6	6.0	Valid
2.13V to 2.65V	Open	0.3	3.0	Valid
1.60V to 2.12V	Pull-down with a resistor of 75k Ω	0.3	6.0	Valid
0.55V to 1.58V	Pull-down with a resistor of 18k Ω	0.3	4.5	Valid
0V to 0.52V	Short to GND	Lock protection is invalid		Invalid

Note: Use the external resistor whose accuracy is 5%.

10. Quick start (TSP)

During T_{OFF} of lock protection, lock protection is cleared when the voltage of TSP pin is set to low level for T_{stop} (100ms (typ.)). When the duty signal is applied to the TSP pin again, the motor restarts operating quickly without waiting for OFF term (the end of T_{OFF}).




Quick start is disabled when minimum of output duty is set by VMI pin.

When the threshold of the startup duty is set by VMI pin, quick start is enabled after the threshold of the startup duty or less is kept for T_{stop} (100ms (typ.)).

11. Quick start (VSP)

During T_{OFF} of lock protection, lock protection is cleared when the voltage of VSP pin is set to $V_{VSP(L)}$ or less for T_{VSP} (10ms (typ.)). When the voltage of $V_{VSP(L)}$ or more is applied to the VSP pin again, the motor restarts operating quickly without waiting for the end of the T_{OFF} term.



Quick start is disabled when minimum of output duty is set by VMI pin.


When the threshold of the startup voltage is set by VMI pin, quick start is enabled after the threshold of the startup voltage or less is kept for T_{VSP} (10ms (typ.)).

12. Current limit

This function operates when the current is detected by the shunt resistor (R_s) and the output voltage reaches the current limit detection voltage ($V_{OC} = 0.15\text{ V (typ.)}$).

During the current limit operation, the operation mode is moved to PWM OFF state by turning off the high side FET. The operation resumes at the next PWM ON timing.

Digital filter of $1\mu\text{s}$ is configured to avoid malfunction by noise.



13. Thermal shutdown circuit (TSD)

This IC has a thermal shutdown circuit (TSD).

It operates when T_j rises 165°C (typ.) or more. PWM is turned off until switching of hall signal is detected 3 times or its frequency is detected 5Hz or less. After that, all of external FETs are turned off. It has a hysteresis of 40°C (typ.) . The operation resumes automatically when the temperature falls to 125°C (typ.) or less.

14. Under voltage lockout protection (UVLO)

This IC has an under voltage lockout protection (UVLO).


The power supply voltage of VM is always monitored. When it falls to 2.9 V (typ.) or less, it is recognized as low voltage and the circuit is turned off. The normal operation resumes when the voltage recovers to 3.2 V (typ.) or more.

In normal operation, the voltage of VREG is also monitored. When it falls to 2.75 V (typ.) or less, it is recognized as low voltage and the circuit is turned off. The normal operation resumes when the voltage recovers to 2.95 V (typ.) or more.


Package Dimensions

SSOP16-P-225-0.65B

Unit: mm



Weight: 0.07g (typ.)



Weight: 0.02g (typ.)

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

IC Usage Considerations

Notes on handling of ICs

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- [4] Do not insert devices in the wrong orientation or incorrectly.
Make sure that the positive and negative terminals of power supplies are connected properly.
Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

Points to remember on handling of ICs**(1) Over current Protection Circuit**

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

(3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_j) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat radiation with peripheral components.

(4) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**