

RoH<sub>S</sub>

# Power Booster Amplifier

### **FEATURES**

- Wide Supply Range ±15V to ±150V
- High Output Current 1.5A Continuous (PB51), 2.0A Continuous (PB51A)
  - Voltage and Current Gain
- High Slew 50V/µs Minimum (PB51) 75V/µs Minimum (PB51A)
- Programmable Output Current Limit
- High Power Bandwidth 320 kHz Minimum
- Low Quiescent Current 12mA Typical
- Evaluation Kit EK29

## **APPLICATIONS**

- High Voltage Instrumentation
- Electrostatic Transducers & Deflection
- Programmable Power Supplies up to 280V P-P

### DESCRIPTION

The PB51 is a high voltage, high current amplifier designed to provide voltage and current gain for a small signal, general purpose op amp. Including the power booster within the feedback loop of the driver amplifier results in a composite amplifier with the accuracy of the driver and the extended output voltage range and current capability of the booster. The PB51 can also be used without a driver in some applications, requiring only an external current limit resistor to function properly.

The output stage utilizes complementary MOSFETs, providing symmetrical output impedance and eliminating second breakdown limitations imposed by Bipolar Transistors. Internal feedback and gainset resistors are provided for a pin-strapable gain of 3. Additional gain can be achieved with a single external resistor. Compensation is not required for most driver/gain configurations, but can be accomplished with a single external capacitor. Enormous flexibility is provided through the choice of driver amplifier, current limit, supply voltage, voltage gain, and compensation.

This hybrid circuit utilizes a beryllia (BeO) substrate, thick film resistors, ceramic capacitors and semiconductor chips to maximize reliability, minimize size and give top performance.


Ultrasonically bonded aluminum wires provide reliable interconnections at all operating temperatures. The 12-pin Power SIP is electrically isolated.





# **TYPICAL CONNECTION**


Figure 1: Typical Connection





# PINOUT AND DESCRIPTION TABLE

#### **Figure 2: External Connections**



Pin Number	Name	Description
1	IN	The output. Connect this pin to load and to the feedback resistors.
2	GND	Ground. Connect to same ground as referenced by input amplifier.
5	СС	Compensation capacitor connection. Select value based on Phase Compensation. See applicable section.
6	GAIN	Gain resistor pin. Connect R <sub>GAIN</sub> between GAIN and OUT. This will specify the gain for the power booster itself, not the composite amplifier. See applicable section.
8	+Vs	The positive supply rail.
9	CL	$\begin{array}{c} \mbox{Connect to the current limit resistor. Output current flows into/out of these pins} \\ \mbox{through $R_{CL}$}. The output pin and the load are connected to the other side of $R_{CL}$}. \end{array}$
11	-Vs	The negative supply rail.
12	OUT	The output. Connect this pin to load and to the feedback resistors.
3, 4, 7, 10	NC	No connection.



## **SPECIFICATIONS**

The power supply voltage specified under typical (TYP) applies,  $T_C = 25$  °C unless otherwise noted.

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
Supply Voltage, total	+V <sub>s</sub> to -V <sub>s</sub>		300	V
Output Current, within SOA	Ι <sub>Ο</sub>		2	А
Power Dissipation, internal @ T <sub>c</sub> = 25°C <sup>1</sup>	P <sub>D</sub>		83	W
Input Voltage, referred to COM	V <sub>IN</sub>	-15	15	V
Temperature, pin solder, 10s max.			260	°C
Temperature, junction <sup>1</sup>	Тj		175	°C
Temperature Range, storage		-55	+125	°C
Operating Temperature Range, case	т <sub>с</sub>	-40	+85	°C

1. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF (Mean Time to Failure).

# CAUTION

The PB51 is constructed from MOSFET transistors. ESD handling procedures must be observed. The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

#### INPUT

Parameter	Test	PB51			PB51A			Units
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Onits
Offset Voltage, initial			±0.75	±1.75		*	±1.0	V
Offset Voltage vs. Temperature	Full temp range <sup>1</sup>		-4.5	-7		*	*	mV/°C
Input Impedance, DC		25	50		*	*		kΩ
Input Capacitance			3			*		pF
Closed Loop Gain Range		3	10	25	*	*	*	V/V
Gain Accuracy, internal Rg, Rf	A <sub>V</sub> = 3		±10	±15		*	*	%
Gain Accuracy, external Rf	A <sub>V</sub> = 10		±15	±25		*	*	%
Phase Shift	f=10 kHz, AVC <sub>L</sub> = 10, C <sub>C</sub> = 22pF		10			*		٥
	f =200 kHz, AVC <sub>L</sub> = 10, C <sub>C</sub> = 22pF		60			*		o

1. Guaranteed by design but not tested.



#### OUTPUT

Parameter	Test	PB51			PB51A			Units
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Voltage Swing	I <sub>O</sub> = 1.5A (PB58), 2A (PB58A)	±V <sub>S</sub> –11	±V <sub>S</sub> –8		±V <sub>S</sub> –15	±V <sub>S</sub> –11		V
Voltage Swing	I <sub>O</sub> = 1A	±V <sub>S</sub> -10	±V <sub>S</sub> –7		*	*		V
Voltage Swing	I <sub>O</sub> = 0.1A	±V <sub>S</sub> –8	±V <sub>S</sub> –5		*	*		V
Current, continuous		1.5			2.0			А
Slew Rate	Full temp range	50	100		75	*		V/µs
Capacitive Load	Full temp range		2200			*		pF
Settling Time to 0.1%	R <sub>L</sub> = 100, 2V step		2			*		μs
Power Bandwidth	V <sub>C</sub> = 100 V <sub>P-P</sub>	160	230		240	*		kHz
Small Signal Bandwidth	C <sub>C</sub> =22pF, A <sub>V</sub> =25, V <sub>CC</sub> = ±100		100			*		kHz
Small Signal Bandwidth	C <sub>C</sub> =22pF, A <sub>V</sub> =3, V <sub>CC</sub> = ±30		1			*		MHz

#### **POWER SUPPLY**

Parameter	Test	PB51			PB51A			Units
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Voltage, ±V <sub>S</sub> <sup>1</sup>	Full temp range	±15 <sup>2</sup>	±60	±150	*	*	*	V
	V <sub>S</sub> = ±15		11			*		mA
Current, quiescent	$V_{S} = \pm 60$		12			*		mA
	V <sub>S</sub> = ±150		14	18		*	*	mA

1. +V\_S and –V\_S denote the positive and negative supply rail respectively.

2.  $+V_S/-V_S$  must be at least 15V above/below COM.



#### THERMAL

Parameter	Test	PB51			PB51A			Units
Falameter	Conditions	Min	Тур	Max	Min	Тур	Max	Onits
Resistance, AC, junction to case <sup>1</sup>	Full temp range, f > 60 Hz		1.2	1.3		*	*	°C/W
Resistance, DC, junction to case	Full temp range, f < 60 Hz		1.6	1.8		*	*	°C/W
Resistance, junction to air	Full temperature range		30			*		°C/W
Temperature Range, case	Meets full range specs	-25	+25	+85	*	*	*	°C

1. Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz.

**Note:** \* The specification of PB51A is identical to the specification for PB51 in applicable column to the left.




0

0 Open Loop Phase, Ф (°)

-90

–180 10M

### **TYPICAL PERFORMANCE GRAPHS**



**Figure 3: Power Derating** 







Figure 5: Output Voltage Swing







AV<sub>CL</sub> = 3

1M

10M

Figure 7: Small Signal Response

**Figure 8: Small Signal Response** 

0

-45

-90

-135

-180


1k

 $AV_{CL} = 10$ 

 $C_c = 22pF$ 

10k

AV<sub>cL</sub> = 25








100k

Frequency, F (Hz)








Figure 11: Slew Rate vs. Temperature



300

200

100


50 40 30

20

10

100k

Output Voltage,  $V_{Q}$  (V<sub>P-P</sub>)








1M


Frequency, F (Hz)

3M

10M

300k







# SAFE OPERATING AREA (SOA)

**Note:** The output stage is protected against transient flyback. However, for protection against sustained, high energy flyback, external fast-recovery diodes should be used.




Figure 15: SOA




### GENERAL

Please read Application Note 1, "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexanalog.com for Apex Microtechnology's complete Application Notes library, Technical Seminar Workbook, and Evaluation Kits.

# **TYPICAL APPLICATION**

#### Figure 16: Typical Application



### **CURRENT LIMIT**

For proper operation, the current limit resistor ( $R_{CL}$ ) must be connected as shown in the external connection diagram. The minimum value is 0.33 with a maximum practical value of 47. For optimum reliability the resistor value should be set as high as possible. The value is calculated as follows:

$$I_{CL} = \frac{0.65V}{R_{CL}} + 0.01A \qquad -I_{CL} = \frac{0.65V}{R_{CL}}$$

# COMPOSITE AMPLIFIER CONSIDERATIONS

Cascading two amplifiers within a feedback loop has many advantages, but also requires careful consideration of several amplifier and system parameters. The most important of these are gain, stability, slew rate, and output swing of the driver. Operating the booster amplifier in higher gains results in a higher slew rate and lower output swing requirement for the driver, but makes stability more difficult to achieve.



## **GAIN SET**


The booster's closed-loop gain is given by the equation below. The composite amplifier's closed loop gain is determined by the feedback network, that is: -Rf/Ri (inverting) or 1+Rf/Ri (non-inverting). The driver amplifier's "effective gain" (Av) is equal to the composite gain divided by the booster gain.

$$R_G = [(Av - 1) \cdot 3.1k] - 6.2k$$
$$Av = \frac{R_G + 6.2k}{3.1k} + 1$$

Example: Inverting configuration (figure 17) with

Ri = 2 k, Rf = 60 k, Rg = 0: Av (booster) = (6.2 k/3.1 k) + 1 = 3Av (composite) = 60 k/2 k = -30Av (driver) = -30/3 = -10









#### STABILITY

Stability can be maximized by observing the following guidelines:

- 1. Operate the booster in the lowest practical gain.
- 2. Operate the driver amplifier in the highest practical effective gain.
- 3. Keep gain-bandwidth product of the driver lower than the closed loop bandwidth of the booster.
- 4. Minimize phase shift within the loop.

A good compromise for (1) and (2) is to set booster gain from 3 to 10 with total (composite) gain at least a factor of 3 times booster gain. Guideline (3) implies compensating the driver as required in low composite gain configurations. Phase shift within the loop (4) is minimized through use of booster and loop compensation capacitors Cc and Cf when required. Typical values are 5pF to 33pF.

Stability is the most difficult to achieve in a configuration where driver effective gain is unity (ie; total gain = booster gain). For this situation, Table 1 gives compensation values for optimum square wave response with the op amp drivers listed.

DRIVER	C <sub>CH</sub>	C <sub>F</sub>	C <sub>C</sub>	FPBW	SR	
OP07	-	22p	22p	4kHz	1.5	
741	-	18p	10p	20kHz	7	
LF155	-	4.7p	10p	60kHz	>60	
LF156	-	4.7p	10p	80kHz	>60	
TL070	22p	15p	10p	80kHz	>60	
For: R <sub>F</sub> = 33K, R <sub>I</sub> = 3.3K, R <sub>G</sub> = 22K						

#### Table 1: Example Drivers

TYPICAL VALUES FOR CASE WHERE OP AMP EFFECTIVE GAIN = 1.

#### **SLEW RATE**

The slew rate of the composite amplifier is equal to the slew rate of the driver times the booster gain, with a maximum value equal to the booster slew rate.

#### **OUTPUT SWING**


The maximum output voltage swing required from the driver op amp is equal to the maximum output swing from the booster divided by the booster gain. The Vos of the booster must also be supplied by the driver, and should be subtracted from the available swing range of the driver. Note also that effects of Vos drift and booster gain accuracy should be considered when calculating maximum available driver swing.




## **PACKAGE OPTIONS**

Part Number	Apex Package Style	Description
PB51	DP	12-pin SIP
PB51A	DP	12-pin SIP
PB51EE	EE	12-pin SIP w/ formed leads

#### PACKAGE STYLE DP







#### **NOTES:**

- Dimensions are inches & [mm]. 1.
- Dimensions are increas & [mm].
  Triangle on lid denotes pin 1.
  Pins: Alloy 510 phosphor bronze plated with matte tin (150 300µ") over nickel (50 µ" max.) underplate.
  Package: Vectra liquid crystal polymer, black
  Epoxy-sealed & ultrasonically welded non-hermetic package.
  Package weight: .367 oz. [11.41 g]



#### PACKAGE STYLE EE





#### **NOTES:**

- Dimensions are inches & [mm].
  For other dimensions and information on this package with unformed leads, see package DP.



### NEED TECHNICAL HELP? CONTACT APEX SUPPORT!

For all Apex Microtechnology product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@apexanalog.com. International customers can also request support by contacting their local Apex Microtechnology Sales Representative. To find the one nearest to you, go to www.apexanalog.com

#### IMPORTANT NOTICE

Apex Microtechnology, Inc. has made every effort to insure the accuracy of the content contained in this document. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (expressed or implied). Apex Microtechnology reserves the right to make changes without further notice to any specifications or products mentioned herein to improve reliability. This document is the property of Apex Microtechnology and by furnishing this information, Apex Microtechnology grants no license, expressed or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Apex Microtechnology owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Apex Microtechnology integrated circuits or other products of Apex Microtechnology. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

APEX MICROTECHNOLOGY PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS USED FOR LIFE SUPPORT, AUTOMOTIVE SAFETY, SECURITY DEVICES, OR OTHER CRITICAL APPLICATIONS. PRODUCTS IN SUCH APPLICATIONS ARE UNDERSTOOD TO BE FULLY AT THE CUSTOMER OR THE CUSTOMER'S RISK.

Apex Microtechnology, Apex and Apex Precision Power are trademarks of Apex Microtechnology, Inc. All other corporate names noted herein may be trademarks of their respective holders.