## INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# 74HC/HCT194

# 4-bit bidirectional universal shift register

Product specification
File under Integrated Circuits, IC06

December 1990





# 4-bit bidirectional universal shift register

## 74HC/HCT194

#### **FEATURES**

- Shift-left and shift-right capability
- · Synchronous parallel and serial data transfer
- · Easily expanded for both serial and parallel operation
- · Asynchronous master reset
- Hold ("do nothing") mode
- · Output capability: standard
- · I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT194 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The functional characteristics of the 74HC/HCT194 4-bit bidirectional universal shift registers are indicated in the logic diagram and function table. The registers are fully synchronous.

The "194" design has special features which increase the range of application. The synchronous operation of the device is determined by the mode select inputs  $(S_0, S_1)$ . As shown in the mode select table, data can be entered

and shifted from left to right ( $Q_0 \rightarrow Q_1 \rightarrow Q_2$ , etc.) or, right to left ( $Q_3 \rightarrow Q_2 \rightarrow Q_1$ , etc.) or parallel data can be entered, loading all 4 bits of the register simultaneously. When both  $S_0$  and  $S_1$  are LOW, existing data is retained in a hold ("do nothing") mode. The first and last stages provide D-type serial data inputs ( $D_{SR}$ ,  $D_{SL}$ ) to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.

The four parallel data inputs ( $D_0$  to  $D_3$ ) are D-type inputs. Data appearing on the  $D_0$  to  $D_3$  inputs, when  $S_0$  and  $S_1$  are HIGH, is transferred to the  $Q_0$  to  $Q_3$  outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous master reset ( $\overline{\text{MR}}$ ) overrides all other input conditions and forces the Q outputs LOW.

The "194" is similar in operation to the "195" universal shift register, with added features of shift-left without external connections and hold ("do nothing") modes of operation.

#### **QUICK REFERENCE DATA**

 $GND = 0 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}; t_r = t_f = 6 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIDOL	PARAMETER	CONDITIONS	НС	нст	0,411	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$				
	CP to Q <sub>n</sub>		14	15	ns	
t <sub>PHL</sub>	MR to Q <sub>n</sub>		11	15	ns	
f <sub>max</sub>	maximum clock frequency		102	77	MHz	
Cı	input capacitance		3.5	3.5	pF	
$C_{PD}$	power dissipation capacitance per package	notes 1 and 2	40	40	pF	

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

 $f_o$  = output frequency in MHz

 $\Sigma = (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ ; for HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

# 4-bit bidirectional universal shift register


# 74HC/HCT194


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".

### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	MR	asynchronous master reset input (active LOW)
2	D <sub>SR</sub>	serial data input (shift right)
3, 4, 5, 6	D <sub>0</sub> to D <sub>3</sub>	parallel data inputs
7	D <sub>SL</sub>	serial data input (shift left)
8	GND	ground (0 V)
9, 10	S <sub>0</sub> , S <sub>1</sub>	mode control inputs
11	СР	clock input (LOW-to-HIGH edge-triggered)
15, 14, 13, 12	Q <sub>0</sub> to Q <sub>3</sub>	parallel outputs
16	V <sub>CC</sub>	positive supply voltage








# 4-bit bidirectional universal shift register

# 74HC/HCT194



### **FUNCTION TABLE**

ODEDATING MODES				OUTPUTS							
OPERATING MODES	СР	MR	S <sub>1</sub>	S <sub>0</sub>	D <sub>SR</sub>	D <sub>SL</sub>	D <sub>n</sub>	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$
reset (clear)	Х	L	Х	Х	Х	Х	Х	L	L	L	L
hold ("do nothing")	Х	Н	I	I	Х	Х	Х	$q_0$	q <sub>1</sub>	$q_2$	q <sub>3</sub>
shift left	1	Н	h	I	Х	I	Х	q <sub>1</sub>	$q_2$	$q_3$	L
Siliticit	1	Н	h	I	X	h	Χ	q <sub>1</sub>	$q_2$	$q_3$	Н
shift right	1	Н	I	h	I	Х	Х	L	$q_0$	$q_1$	$q_2$
Silitingili	↑	Н	I	h	h	X	Х	Н	$q_0$	$q_1$	$q_2$
parallel load	1	Н	h	h	Х	Х	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>

#### **Notes**

1. H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


q,d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH CP transition


X = don't care

↑ = LOW-to-HIGH CP transition

# 4-bit bidirectional universal shift register

# 74HC/HCT194





# 4-bit bidirectional universal shift register

74HC/HCT194

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# 4-bit bidirectional universal shift register

# 74HC/HCT194

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL		T <sub>amb</sub> (°C)								TES	TEST CONDITIONS	
	PARAMETER	74HC										
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(*)		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		47 17 14	145 29 25		180 36 31		220 44 38	ns	2.0 4.5 6.0	Fig.7	
t <sub>PHL</sub>	propagation delay MR to Qn		39 14 11	140 28 24		175 35 30		210 42 36	ns	2.0 4.5 6.0	Fig.8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.7	
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7	
t <sub>W</sub>	master reset pulse width; LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.8	
t <sub>rem</sub>	removal time MR to CP	60 12 10	17 6 5		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.9	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	80 16 12	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.10	
t <sub>su</sub>	set-up time D <sub>SR</sub> , D <sub>SL</sub> to CP	70 14 12	19 7 6		90 18 15		105 21 18		ns	2.0 4.5 6.0		
t <sub>h</sub>	hold time D <sub>n</sub> to CP	0 0 0	-14 -5 -4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.9	
t <sub>h</sub>	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0 0 0	-11 -4 -3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.10	
t <sub>h</sub>	hold time D <sub>SR</sub> , D <sub>SL</sub> to CP	0 0 0	-17 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0		
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	31 93 111		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.7	

# 4-bit bidirectional universal shift register

74HC/HCT194

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.15
D <sub>SR</sub> , D <sub>SL</sub>	0.15
CP	0.50
MR	0.45
S <sub>n</sub>	0.90

# 4-bit bidirectional universal shift register

# 74HC/HCT194

### **AC CHARACTERISTICS FOR 74HCT**


 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL					T <sub>amb</sub> (	°C)				TEST CONDITIONS		
	PARAMETER				74HC	т					Vaa WAVEFORMS	
	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.		(,,		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		18	32		40		48	ns	4.5	Fig.7	
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		18	32		40		48	ns	4.5	Fig.8	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.7	
t <sub>W</sub>	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig.7	
t <sub>W</sub>	master reset pulse width; LOW	16	7		20		24		ns	4.5	Fig.8	
t <sub>rem</sub>	removal time MR to CP	12	6		15		18		ns	4.5	Fig.8	
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	14	7		18		21		ns	4.5	Fig.9	
t <sub>su</sub>	set-up time S <sub>0</sub> , S <sub>1</sub> to CP	20	10		25		30		ns	4.5	Fig.10	
t <sub>su</sub>	set-up time D <sub>SR</sub> , D <sub>SL</sub> to CP	14			18		21		ns	4.5	Fig.9	
t <sub>h</sub>	hold time D <sub>n</sub> to CP	0	-7		0		0		ns	4.5	Fig.9	
t <sub>h</sub>	hold time S <sub>0</sub> , S <sub>1</sub> to CP	0	<b>-</b> 5		0		0		ns	4.5	Fig.10	
t <sub>h</sub>	hold time D <sub>SR</sub> , D <sub>SL</sub> to CP	0	-7		0		0		ns	4.5	Fig.9	
f <sub>max</sub>	maximum clock pulse frequency	30	70		24		20		MHz	4.5	Fig.7	

# 4-bit bidirectional universal shift register


# 74HC/HCT194

#### **AC WAVEFORMS**




(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.7 Waveforms showing the clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.



(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.


Fig.8 Waveforms showing the master reset  $(\overline{MR})$  pulse width, the master reset to output  $(Q_n)$  propagation delays and the master reset to clock (CP) removal time.



The shaded areas indicate when the input is permitted to change for predictable output performance.

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.9 Waveforms showing the set-up and hold times from the data inputs ( $D_n$ ,  $D_{SR}$  and  $D_{SL}$ ) to the clock (CP).



The shaded areas indicate when the input is permitted to change for predictable output performance.

(1) HC :  $V_M$  = 50%;  $V_I$  = GND to  $V_{CC}$ . HCT:  $V_M$  = 1.3 V;  $V_I$  = GND to 3 V.

Fig.10 Waveforms showing the set-up and hold times from the mode control inputs  $(S_n)$  to the clock input (CP).

#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".