Product data sheet

1. General description

The 74LV393 is a low–voltage Si-gate CMOS device and is pin and function compatible with 74HC393 and 74HCT393.

The 74LV393 is a dual 4-stage binary ripple counter. Each counter features a clock input ($n\overline{CP}$), an overriding asynchronous master reset input (nMR) and 4 buffered parallel outputs (nQ0 to nQ3). The counter advances on the HIGH-to-LOW transition of $n\overline{CP}$. A HIGH on nMR clears the counter stages and forces the outputs LOW, independent of the state of $n\overline{CP}$.

2. Features and benefits

- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) 0.8 V at V_{CC} = 3.3 V, T_{amb} = 25 °C
- Typical V_{OHV} (output V_{OH} undershoot) 2 V at V_{CC} = 3.3 V, T_{amb} = 25 °C
- Two 4-bit binary counters with individual clocks
- Divide-by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ♦ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V

3. Ordering information


Table 1. Ordering information

Type number	Package	Package							
	Temperature range	Name	Description	Version					
74LV393N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1					
74LV393D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1					
74LV393DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1					
74LV393PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					




Dual 4-bit binary ripple counter

4. Functional diagram




NXP Semiconductors



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description								
Symbol	Pin	Description						
1CP	1	clock input (HIGH-to-LOW, edge-triggered)						
1MR	2	asynchronous master reset input (active HIGH)						
1Q0	3	flip-flop output						
1Q1	4	flip-flop output						
1Q2	5	flip-flop output						
1Q3	6	flip-flop output						
GND	7	ground (0 V)						
2Q3	8	flip-flop output						

74LV393

74LV393

Dual 4-bit binary ripple counter

Table 2. Pin descriptioncontinued							
Symbol	Pin	Description					
2Q2	9	flip-flop output					
2Q1	10	flip-flop output					
2Q0	11	flip-flop output					
2MR	12	asynchronous master reset input (active HIGH)					
2CP	13	clock input (HIGH-to-LOW, edge-triggered)					
V _{CC}	14	supply voltage					

6. Functional description

Table 3.	Count sequence for one counter [1]
----------	------------------------------------

Count	Output	Output							
	nQ0	nQ1	nQ2	nQ3					
0	L	L	L	L					
1	Н	L	L	L					
2	L	Н	L	L					
3	Н	Н	L	L					
4	L	L	Н	L					
5	Н	L	Н	L					
6	L	Н	Н	L					
7	Н	Н	Н	L					
8	L	L	L	Н					
9	Н	L	L	Н					
10	L	Н	L	Н					
11	Н	Н	L	Н					
12	L	L	Н	Н					
13	Н	L	Н	Н					
14	L	Н	Н	Н					
15	Н	Н	Н	Н					

[1] H = HIGH voltage level; L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+4.6	V
I _{IK}	input clamping current	V_{I} < -0.5 V or V_{I} > V_{CC} + 0.5 V		-	±20	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		-	±50	mA
lo	output current	$V_{O} = -0.5 \text{ V}$ to V_{CC} + 0.5 V		-	±25	mA
I _{CC}	supply current			-	+50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	DIP14 package	<u>[1]</u>	-	750	mW
		SO14 package	[3]	-	500	mW
		SSOP14 and TSSOP14 packages	[3]	-	400	mW

[1] For DIP14 package: P_{tot} derates linearly with 12 mW/K above 70 $^\circ C.$

[2] For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

[3] For (T)SSOP14 packages: Ptot derates linearly with 5.5 mW/K above 60 $^\circ\text{C}.$

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.0	3.3	3.6	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.0 V to 2.0 V	-	-	500	ns/V
		V_{CC} = 2.0 V to 2.7 V	-	-	200	ns/V
		V_{CC} = 2.7 V to 3.6 V	-	-	100	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	85 °C	-40 °C to	o +125 ℃	Unit
			Min	Typ[1]	Max	Min	Max	
VIH	HIGH-level input voltage	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
		V _{CC} = 2.0 V	1.4	-	-	1.4	-	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
		V _{CC} = 2.0 V	-	-	0.6	-	0.6	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$						
		$I_0 = -100 \ \mu\text{A}; \ V_{CC} = 1.2 \ \text{V}$	-	1.2	-	-	-	V
		$I_0 = -100 \ \mu A; \ V_{CC} = 2.0 \ V$	1.8	2.0	-	1.8	-	V
		$I_0 = -100 \ \mu\text{A}; \ V_{CC} = 2.7 \ \text{V}$	2.5	2.7	-	2.5	-	V
		$I_0 = -100 \ \mu\text{A}; \ V_{CC} = 3.0 \ \text{V}$	2.80	3.0	-	2.8	-	V
		$I_{O} = -6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.40	2.82	-	2.20	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$		·				
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 1.2 \ \text{V}$	-	0	-	-	-	V
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	-	0	0.2	-	0.2	V
		$I_0 = 100 \ \mu\text{A}; \ V_{CC} = 2.7 \ \text{V}$	-	0	0.2	-	0.2	V
		$I_0 = 100 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.2	-	0.2	V
		$I_0 = 6 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.25	0.40	-	0.50	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 3.6$ V	-	-	1.0	-	1.0	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 3.6 \ V \end{array}$	-	-	20.0	-	160	μA
Δl _{CC}	additional quiescent supply current per input	$V_{I} = V_{CC} - 0.6 V;$ $V_{CC} = 2.7 V \text{ to } 3.6 V$	-	-	500	-	850	μA
CI	input capacitance		-	3.5	-	-	-	pF
-	1	1	·	1	1	1	1	

[1] All typical values are measured at $T_{amb} = 25 \text{ °C}$.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see <u>Figure 10</u>.

Symbol	Parameter	Conditions		-40	°C to +8	5 ℃	–40 °C t	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
^t pd	propagation delay	nCP to nQ0; see Figure 8	[3]						
		V _{CC} = 1.2 V		-	75	-	-	-	ns
		V _{CC} = 2.0 V		-	26	49	-	60	ns
		$V_{CC} = 2.7 V$		-	19	36	-	44	ns
		$V_{CC} = 3.3 \text{ V}, \text{ C}_{L} = 15 \text{ pF}$		-	12	-	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	14	29	-	35	ns
		nQ to nQn+1; see Figure 8	[3]						
		V _{CC} = 1.2 V		-	25	-	-	-	ns
		$V_{CC} = 2.0 V$		-	9	17	-	20	ns
		$V_{CC} = 2.7 V$		-	6	13	-	15	ns
		$V_{CC} = 3.3 \text{ V}, \text{ C}_{L} = 15 \text{ pF}$		-	4	-	-	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	5 <mark>2]</mark>	10	-	12	ns
t _{PHL}	HIGH to LOW	nMR to nQx; see Figure 9							
	propagation delay	V _{CC} = 1.2 V		-	70	-	-	-	ns
		$V_{CC} = 2.0 V$		-	24	44	-	54	ns
		$V_{CC} = 2.7 V$		-	18	33	-	40	ns
		$V_{CC} = 3.3 \text{ V}, \text{ C}_{L} = 15 \text{ pF}$		-	11	-	-	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	13 <mark>2</mark>	26	-	32	ns
t _t	transition time	nQx; see Figure 8	<u>[4]</u>						
		$V_{CC} = 2.0 V$		-	-	-	-	-	ns
		$V_{CC} = 2.7 V$		-	-	-	-	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	-	-	-	-	ns
t _W	pulse width	nCP HIGH or LOW; see Figure 8							
		$V_{CC} = 2.0 V$		34	10	-	41	-	ns
		$V_{CC} = 2.7 V$		25	8	-	30	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		20	6 <mark>[2]</mark>	-	24	-	ns
		nMR HIGH; see Figure 9							
		$V_{CC} = 2.0 V$		34	12	-	41	-	ns
		$V_{CC} = 2.7 V$		25	9	-	30	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		20	7 <mark>[2]</mark>	-	24	-	ns
rec	recovery time	nMR to nCP; see Figure 9							
		V _{CC} = 1.2 V		-	5	-	-	-	ns
		$V_{CC} = 2.0 V$		5	2	-	5	-	ns
		$V_{CC} = 2.7 V$		5	2	-	5	-	ns
		V _{CC} = 3.0 V to 3.6 V		5	1[2]	-	5	-	ns

7 of 18

Dual 4-bit binary ripple counter

Symbol	Parameter	Conditions		–40 °C to +85 °C		5 °C	–40 °C to	o +125 ℃	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
f _{max}	maximum	see Figure 8							
frequency	frequency	V _{CC} = 2.0 V		14	53	-	12	-	MHz
		V _{CC} = 2.7 V		19	72	-	16	-	MHz
		$V_{CC} = 3.3 \text{ V}, C_L = 15 \text{ pF}$		-	99	-	-	-	MHz
		V _{CC} = 3.0 V to 3.6 V		24	90 <mark>[2]</mark>	-	20	-	MHz
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	<u>[5]</u>	-	23 <mark>[2]</mark>	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 10.

[1] All typical values are measured at T_{amb} = 25 $^\circ C.$

[2] Typical values are measured at V_{CC} = 3.3 V.

 $[3] \quad t_{pd} \text{ is the same as } t_{PLH} \text{ and } t_{PHL}.$

[4] t_t is the same as t_{THL} and t_{TLH} .

[5] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $\mathsf{P}_{\mathsf{D}} = \mathsf{C}_{\mathsf{P}\mathsf{D}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}{}^2 \times \mathsf{f}_i \times \mathsf{N} + \sum (\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{C}\mathsf{C}}{}^2 \times \mathsf{f}_o) \text{ where:}$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 $C_L = output \ \text{load capacitance in } pF;$

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

8 of 18

10.1 Waveforms





Table 8. **Measurement points**

Supply voltage V _{CC}	Input	Output				
	V _M	V _M	V _X	V _Y		
< 2.7 V	0.5V _{CC}	0.5V _{CC}	V_{OL} + 0.1 V_{CC}	$V_{OH} - 0.1 V_{CC}$		
2.7 V to 3.6 V	1.5V _{CC}	1.5V _{CC}	V_{OL} + 0.3 V_{CC}	$V_{OH} - 0.3 V_{CC}$		



Propagation delays clock (nCP) to output (nQx), pulse width master reset (nMR), and recovery time Fig 9. master reset (nMR) to clock (nCP)

NXP Semiconductors

74LV393

Dual 4-bit binary ripple counter





Table 9. Test data

Supply voltage	Input	Load		Load		
V _{cc}	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	
< 2.7 V	V _{CC}	≤ 2.5 ns	50 pF	1 kΩ	open	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	15 pF, 50 pF	1 kΩ	open	

Dual 4-bit binary ripple counter

11. Package outline



All information provided in this document is subject to legal disclaimers.






Fig 12. Package outline SOT108-1 (SO14)

Dual 4-bit binary ripple counter




Fig 13. Package outline SOT337-1 (SSOP14)

Dual 4-bit binary ripple counter




Fig 14. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

12. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CDM	Charged Device Model	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
НВМ	Human Body Model	
MIL	Military	
ММ	Machine Model	

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LV393 v.4	20140918	Product data sheet	-	74LV393 v.3	
Modifications:	• <u>Table 4</u> minus sign added to the minimum ground current.				
 Figure 10 and Table 9 updated because of a missing load res 				ce in the test circuit.	
74LV393 v.3	20140428	Product data sheet	-	74LV393 v.2	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 				
	 Legal texts have been adapted to the new company name where appropriate. 				
74LV393 v.2	19970610	Product specification	-	74LV393 v.1	
74LV393 v.1	19970304	Product specification	-	-	

15 of 18

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

Dual 4-bit binary ripple counter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

16. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 7
10.1	Waveforms
11	Package outline 11
12	Abbreviations 15
13	Revision history 15
14	Legal information 16
14.1	Data sheet status 16
14.2	Definitions 16
14.3	Disclaimers
14.4	Trademarks 17
15	Contact information 17
16	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 September 2014 Document identifier: 74LV393