Preferred Device

Amplifier Transistor

PNP Silicon

Features

• Pb-Free Packages are Available*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector-Base Voltage	V _{CBO}	50	Vdc
Emitter-Base Voltage	V_{EBO}	3.0	Vdc
Collector Current – Continuous	۱ _C	50	mAdc
Total Device Dissipation @ $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P _D	625 5.0	mW mW/°C
Total Device Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$	PD	1.5 12	W mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	R_{\thetaJA}	200	°C/W
Thermal Resistance, Junction-to-Case	R_{\thetaJC}	83.3	°C/W


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.



ON Semiconductor®

http://onsemi.com





ORDERING INFORMATION

Device	Package	Shipping [†]
2N5087	TO-92	5000 Units/Box
2N5087G	TO-92 (Pb-Free)	5000 Units/Box
2N5087RLRA	TO-92	2000/Tape & Reel
2N5087RLRAG	TO–92 (Pb–Free)	2000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use

and best overall value.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector–Emitter Breakdown Voltage (Note 1) $(I_C = 1.0 \text{ mAdc}, I_B = 0)$	V _{(BR)CEO}	50	-	Vdc	
Collector–Base Breakdown Voltage $(I_C = 100 \ \mu Adc, I_E = 0)$	V _{(BR)CBO}	50	-	Vdc	
Collector Cutoff Current ($V_{CB} = 35 \text{ Vdc}, I_E = 0$)	І _{СВО}	-	50	nAdc	
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0$)	I _{EBO}	-	50	nAdc	
ON CHARACTERISTICS		•	•		
$ \begin{array}{l} \text{DC Current Gain} \\ (I_C = 100 \ \mu \text{Adc}, \ V_{CE} = 5.0 \ \text{Vdc}) \\ (I_C = 1.0 \ \text{mAdc}, \ V_{CE} = 5.0 \ \text{Vdc}) \\ (I_C = 10 \ \text{mAdc}, \ V_{CE} = 5.0 \ \text{Vdc}) \end{array} $	h _{FE}	250 250 250	800 _ _	-	
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ mAdc}, I_B = 1.0 \text{ mAdc}$)	V _{CE(sat)}	-	0.3	Vdc	
Base – Emitter On Voltage ($I_C = 1.0 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	V _{BE(on)}	-	0.85	Vdc	
SMALL-SIGNAL CHARACTERISTICS		1			
Current–Gain — Bandwidth Product (I _C = 500 μ Adc, V _{CE} = 5.0 Vdc, f = 20 MHz)	f _T	40	-	MHz	
Collector–Base Capacitance $(V_{CB} = 5.0 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz})$	C _{cb}	-	4.0	pF	
Small–Signal Current Gain (I _C = 1.0 mAdc, V _{CE} = 5.0 Vdc, f = 1.0 kHz)	h _{fe}	250	900	_	
Noise Figure (I _C = 20 μAdc, V _{CE} = 5.0 Vdc, R _S = 1.0 kΩ, f = 1.0 kHz) (I _C = 100 μAdc, V _{CE} = 5.0 Vdc, R _S = 3.0 kΩ, f = 1.0 kHz)	NF		2.0 2.0	dB	


1. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2.0%.

TYPICAL NOISE CHARACTERISTICS


 $(V_{CE} = -5.0 \text{ Vdc}, T_A = 25^{\circ}C)$







TYPICAL DYNAMIC CHARACTERISTICS






Figure 17. Thermal Response




Figure 18. Active–Region Safe Operating Area




Figure 19. Typical Collector Leakage Current

The safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 18 is based upon $T_{J(pk)} = 150^{\circ}$ C; T_{C} or T_{A} is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \le 150^{\circ}$ C. $T_{J(pk)}$ may be calculated from the data in Figure 17. At high case or ambient temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.

DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 19. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 17 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 17 by the steady state value $R_{\theta JA}$.

Example:

The 2N5087 is dissipating 2.0 watts peak under the following conditions:

$$t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms} (D = 0.2)$$

Using Figure 17 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.


The peak rise in junction temperature is therefore

 $\Delta T = r(t) \ge P_{(pk)} \ge R_{\theta JA} = 0.22 \ge 2.0 \ge 200 = 88^{\circ}C.$

For more information, see ON Semiconductor Application Note AN569/D, available from the Literature Distribution Center or on our website at **www.onsemi.com**.

PACKAGE DIMENSIONS

TO-92 (TO-226) CASE 29-11 ISSUE AL



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
- CONTROLLING DIMENSION: INCH.
 CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
- LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
С	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Η	0.095	0.105	2.42	2.66
L	0.015	0.020	0.39	0.50
Κ	0.500		12.70	
L	0.250		6.35	
Ν	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
۷	0.135		3.43	
STYLE 1:				

PIN 1. EMITTER 2. BASE 3. COLLECTOR

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer application special experts. SCILLC does not convey any license under tits patent rights on the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.