

# 74FST3251

## 8:1 Multiplexer/ Demultiplexer Bus Switch

The ON Semiconductor 74FST3251 is an 8:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low  $R_{ON}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

### Features

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns–Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- All Popular Packages: QSOP–16, TSSOP–16, SOIC–16
- All Devices in Package TSSOP are Inherently Pb–Free\*




Figure 1. QSOP/SSOP/TSSOP  
TOP VIEW

### TRUTH TABLE

| Inputs |    |    |    | Function         |
|--------|----|----|----|------------------|
| OE     | S2 | S1 | S0 |                  |
| L      | L  | L  | L  | A Port = B1 Port |
| L      | L  | L  | H  | A Port = B2 Port |
| L      | L  | H  | L  | A Port = B3 Port |
| L      | L  | H  | H  | A Port = B4 Port |
| L      | H  | L  | L  | A Port = B5 Port |
| L      | H  | L  | H  | A Port = B6 Port |
| L      | H  | H  | L  | A Port = B7 Port |
| L      | H  | H  | H  | A Port = B8 Port |
| H      | X  | X  | X  | Disconnect       |

NOTE: H = HIGH Voltage Level, L = LOW Voltage Level, X = Don't Care

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>


### MARKING DIAGRAMS




SOIC–16  
D SUFFIX  
CASE 751B



TSSOP–16  
DT SUFFIX  
CASE 948F



QSOP–16  
QS SUFFIX  
CASE 492



A = Assembly Location  
L, WL = Wafer Lot  
Y = Year  
W, WW = Work Week

### PIN NAMES

| Pin                                | Description        |
|------------------------------------|--------------------|
| $\overline{OE}_1, \overline{OE}_2$ | Bus Switch Enables |
| S0, S1                             | Select Inputs      |
| A                                  | Bus A              |
| B1, B2, B3, B4                     | Bus B              |

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# 74FST3251




Figure 2. Logic Diagram

## ORDERING INFORMATION

| Device Order Number | Package                | Shipping <sup>†</sup>    |
|---------------------|------------------------|--------------------------|
| 74FST3251D          | SOIC-16                | 48 Units / Rail          |
| 74FST3251DR2        | SOIC-16                | 1000 Units / Tape & Reel |
| 74FST3251DT         | TSSOP-16*<br>(Pb-Free) | 96 Units / Rail          |
| 74FST3251DTR2       | TSSOP-16*<br>(Pb-Free) | 2500 Units / Tape & Reel |
| 74FST3251QS         | QSOP-16                | 96 Units / Rail          |
| 74FST3251QSR        | QSOP-16                | 2500 Units / Tape & Reel |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb-Free.

## MAXIMUM RATINGS

| Symbol        | Parameter   | Value                  | Unit          |
|---------------|---|------------------------|---------------|
| $V_{CC}$      | DC Supply Voltage   | - 0.5 to + 7.0         | V             |
| $V_I$         | DC Input Voltage  | - 0.5 to + 7.0         | V             |
| $V_O$         | DC Output Voltage   | - 0.5 to + 7.0         | V             |
| $I_{IK}$      | DC Input Diode Current<br>$V_I < GND$   | - 50                   | mA            |
| $I_{OK}$      | DC Output Diode Current<br>$V_O < GND$  | - 50                   | mA            |
| $I_O$         | DC Output Sink Current  | 128                    | mA            |
| $I_{CC}$      | DC Supply Current per Supply Pin  | $\pm 100$              | mA            |
| $I_{GND}$     | DC Ground Current per Ground Pin  | $\pm 100$              | mA            |
| $T_{STG}$     | Storage Temperature Range   | - 65 to + 150          | $^{\circ}C$   |
| $T_L$         | Lead Temperature, 1 mm from Case for 10 Seconds   | 260                    | $^{\circ}C$   |
| $T_J$         | Junction Temperature Under Bias   | + 150                  | $^{\circ}C$   |
| $\theta_{JA}$ | Thermal Resistance<br>SOIC<br>TSSOP<br>QSOP   | 125<br>170<br>200      | $^{\circ}C/W$ |
| MSL           | Moisture Sensitivity  | Level 1                |               |
| $F_R$         | Flammability Rating<br>Oxygen Index: 28 to 34   | UL 94 V-0 @ 0.125 in   |               |
| $V_{ESD}$     | ESD Withstand Voltage<br>Human Body Model (Note 1)<br>Machine Model (Note 2)<br>Charged Device Model (Note 3) | > 2000<br>> 200<br>N/A | V             |
| $I_{Latchup}$ | Latchup Performance<br>Above $V_{CC}$ and Below GND at 85 $^{\circ}C$ (Note 4)                                | $\pm 500$              | mA            |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD22-A114-A.
2. Tested to EIA/JESD22-A115-A.
3. Tested to JESD22-C101-A.
4. Tested to EIA/JESD78.

## RECOMMENDED OPERATING CONDITIONS

| Symbol              | Parameter  | Min  | Max     | Unit        |
|---------------------|--|------|---------|-------------|
| $V_{CC}$            | Supply Voltage<br>Operating, Data Retention Only   | 4.0  | 5.5     | V           |
| $V_I$               | Input Voltage<br>(Note )   | 0    | 5.5     | V           |
| $V_O$               | Output Voltage<br>(HIGH or LOW State)  | 0    | 5.5     | V           |
| $T_A$               | Operating Free-Air Temperature   | - 40 | + 85    | $^{\circ}C$ |
| $\Delta t/\Delta V$ | Input Transition Rise or Fall Rate<br>Switch I/O<br>Switch Control Input<br>$V_{CC} = 5.0 V \pm 0.5 V$ | 0    | DC<br>5 | ns/V        |

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

## DC ELECTRICAL CHARACTERISTICS

| Symbol           | Parameter                             | Conditions   | V <sub>CC</sub><br>(V) | T <sub>A</sub> = -40°C to +85°C |      |      | Unit |
|------------------|---------------------------------------|--|------------------------|---------------------------------|------|------|------|
|                  |                                       |  |                        | Min                             | Typ* | Max  |      |
| V <sub>IK</sub>  | Clamp Diode Resistance                | I <sub>IN</sub> = -18mA  | 4.5                    |                                 |      | -1.2 | V    |
| V <sub>IH</sub>  | High-Level Input Voltage              |  | 4.0 to 5.5             | 2.0                             |      |      | V    |
| V <sub>IL</sub>  | Low-Level Input Voltage               |  | 4.0 to 5.5             |                                 |      | 0.8  | V    |
| I <sub>I</sub>   | Input Leakage Current                 | 0 ≤ V <sub>IN</sub> ≤ 5.5 V                                    | 5.5                    |                                 |      | ±1.0 | μA   |
| I <sub>OZ</sub>  | OFF-STATE Leakage Current             | 0 ≤ A, B ≤ V <sub>CC</sub>                                     | 5.5                    |                                 |      | ±1.0 | μA   |
| R <sub>ON</sub>  | Switch On Resistance (Note 6)         | V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 64 mA                 | 4.5                    |                                 | 4    | 7    | Ω    |
|                  |                                       | V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 30 mA                 | 4.5                    |                                 | 4    | 7    |      |
|                  |                                       | V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA               | 4.5                    |                                 | 8    | 15   |      |
|                  |                                       | V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA               | 4.0                    |                                 | 11   | 20   |      |
| I <sub>CC</sub>  | Quiescent Supply Current              | V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0 | 5.5                    |                                 |      | 3    | μA   |
| ΔI <sub>CC</sub> | Increase In I <sub>CC</sub> per Input | One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND     | 5.5                    |                                 |      | 2.5  | mA   |

\*Typical values are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC ELECTRICAL CHARACTERISTICS

| Symbol                              | Parameter  | Conditions                                 | T <sub>A</sub> = -40°C to +85°C<br>C <sub>L</sub> = 50 pF, R <sub>U</sub> = R <sub>D</sub> = 500 Ω |      |                         |      | Unit |
|-------------------------------------|--|--|--|------|-------------------------|------|------|
|                                     |  |  | V <sub>CC</sub> = 4.5-5.5 V  |      | V <sub>CC</sub> = 4.0 V |      |      |
|                                     |  |  | Min  | Max  | Min                     | Max  |      |
| t <sub>PHL</sub> , t <sub>PLH</sub> | Prop Delay Bus to Bus (Note 7)                   | V <sub>I</sub> = OPEN                      |  | 0.25 |                         | 0.25 | ns   |
|                                     | Prop Delay, Select to Bus A                      |  | 1.0  | 6.3  |                         | 6.9  |      |
| t <sub>PZH</sub> , t <sub>PZL</sub> | Output Enable Time, Select to Bus B              | V <sub>I</sub> = 7 V for t <sub>PZL</sub>  | 1.0  | 6.0  |                         | 6.5  | ns   |
|                                     | Output Enable Time, I <sub>OE</sub> to Bus A, B  | V <sub>I</sub> = OPEN for t <sub>PZH</sub> | 1.0  | 6.0  |                         | 6.5  |      |
| t <sub>PHZ</sub> , t <sub>PLZ</sub> | Output Disable Time, Select to Bus B             | V <sub>I</sub> = 7 V for t <sub>PLZ</sub>  | 1.0  | 5.8  |                         | 6.5  | ns   |
|                                     | Output Disable Time, I <sub>OE</sub> to Bus A, B | V <sub>I</sub> = OPEN for t <sub>PHZ</sub> | 1.0  | 5.8  |                         | 6.5  |      |

7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


## CAPACITANCE (Note 8)

| Symbol           | Parameter                       | Conditions                                | Typ | Max | Unit |
|------------------|---------------------------------|---|-----|-----|------|
| C <sub>IN</sub>  | Control Pin Input Capacitance   | V <sub>CC</sub> = 5.0 V                   | 3   |     | pF   |
| C <sub>I/O</sub> | A Port Input/Output Capacitance | V <sub>CC</sub> , $\overline{OE}$ = 5.0 V | 13  |     | pF   |
| C <sub>I/O</sub> | B Port Input/Output Capacitance | V <sub>CC</sub> , $\overline{OE}$ = 5.0 V | 5   |     | pF   |

8. T<sub>A</sub> = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

# 74FST3251

## AC Loading and Waveforms



### NOTES:

1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ .
  2.  $C_L$  includes load and stray capacitance.
- \* $C_L = 50$  pF

Figure 3. AC Test Circuit




Figure 4. Propagation Delays





Figure 5. Enable/Disable Delays



## PACKAGE DIMENSIONS

QSOP-16  
QS SUFFIX  
CASE 492-01  
ISSUE O



## NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE.
5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

| DIM | INCHES    |        | MILLIMETERS |       |
|-----|-----------|--------|-------------|-------|
|     | MIN       | MAX    | MIN         | MAX   |
| A   | 0.189     | 0.196  | 4.80        | 4.98  |
| B   | 0.150     | 0.157  | 3.81        | 3.99  |
| C   | 0.061     | 0.068  | 1.55        | 1.73  |
| D   | 0.008     | 0.012  | 0.20        | 0.31  |
| F   | 0.016     | 0.035  | 0.41        | 0.89  |
| G   | 0.025 BSC |        | 0.64 BSC    |       |
| H   | 0.008     | 0.018  | 0.20        | 0.46  |
| J   | 0.0098    | 0.0075 | 0.249       | 0.191 |
| K   | 0.004     | 0.010  | 0.10        | 0.25  |
| L   | 0.230     | 0.244  | 5.84        | 6.20  |
| M   | 0°        | 8°     | 0°          | 8°    |
| N   | 0°        | 7°     | 0°          | 7°    |
| P   | 0.007     | 0.011  | 0.18        | 0.28  |
| Q   | 0.020 DIA |        | 0.51 DIA    |       |
| R   | 0.025     | 0.035  | 0.64        | 0.89  |
| U   | 0.025     | 0.035  | 0.64        | 0.89  |
| V   | 0°        | 8°     | 0°          | 8°    |

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative