74FST3257

Quad 2:1 Multiplexer/ Demultiplexer Bus Switch

The ON Semiconductor 74FST3257 is a quad 2:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low R_{ON} and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS3257, FST3257, CBT3257
- All Popular Packages: SOIC-16, TSSOP-16, QSOP-16
- Pb–Free Packages are Available


	\sim		
s —	1	16	- v _{cc}
1B ₁ —	2	15	- OE
1B ₂ —	3	14	— 4B ₁
1A —	4	13	— 4B ₂
2B ₁ —	5	12	- 4A
2B ₂ —	6	11	— 3B1
2Ā —	7	10	- 3B ₂
GND -	8	9	— 3A

Figure 1. 16–Lead Pinout

S	ŌE	Function
X	H	Disconnect
L	L	$A = B_1$
H	L	$A = B_2$

Figure 2. Truth Table





ALYW

HHHHH

1 QSOP-16 QS SUFFIX

CASE 492

16

А	= Assembly Location
WL, L	= Wafer Lot
Y	= Year
WW, W	= Work Week
-	= Pb-Free Package
latas Mianad	at may be in either leastion

(Note: Microdot may be in either location)

PIN NAMES

Pin	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
S ₀ , S ₁	Select Inputs
А	Bus A
B ₁ , B ₂ , B ₃ , B ₄	Bus B

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 3. Logic Diagram

ORDERING INFORMATION

Device Order Number	Package	Shipping [†]
74FST3257D	SOIC-16	48 Units / Rail
74FST3257DR2	SOIC-16	2500 Units / Tape & Reel
74FST3257DR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
74FST3257DT	TSSOP-16*	96 Units / Rail
74FST3257DTR2	TSSOP-16*	2500 Units / Tape & Reel
74FST3257DTR2G	TSSOP-16*	2500 Units / Tape & Reel
74FST3257QS	QSOP-16	96 Units / Rail
74FST3257QSR	QSOP-16	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *This package is inherently Pb–Free.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I _{IK}	DC Input Diode Current $V_I < GND$	-50	mA
Ι _{ΟΚ}	DC Output Diode Current $V_{O} < GND$	-50	mA
Ι _Ο	DC Output Sink Current	128	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
Τ _J	Junction Temperature Under Bias	+ 150	°C
θ_{JA}	Thermal Resistance SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 N/A	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD22-A114-A.

2. Tested to EIA/JESD22-A115-A.

3. Tested to JESD22–C101–A.

4. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note 5)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	5.5	V
T _A	Operating Free–Air Temperature		-40	+ 85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input V _{CC} = 5.0 V \pm 0.5 V	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		+85°C	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V _{IK}	Clamp Diode Resistance	$I_{IN} = -18 \text{mA}$	4.5			-1.2	V
VIH	High-Level Input Voltage		4.0 to 5.5	2.0			V
VIL	Low-Level Input Voltage		4.0 to 5.5			0.8	V
l _l	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
I _{OZ}	Off-State Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μΑ
R _{ON}	Switch On Resistance (Note 6)	V _{IN} = 0 V, I _{IN} = 64 mA	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μΑ
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5			2.5	mA

*Typical values are at $V_{CC} = 5.0$ V and $T_A = 25^{\circ}$ C. 6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC ELECTRICAL CHARACTERISTICS

					40°C to +85°C , RU = RD = 500 Ω		
			V _{CC} = 4	.5–5.5 V	V _{CC} =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t _{PHL} ,	Prop Delay Bus to Bus (Note 7)	V ₁ = OPEN		0.25		0.25	ns
t _{PLH}	Prop Delay, Select to Bus A		1.0	4.7		5.2	
t _{PZH} ,	Output Enable Time, Select to Bus B	$V_I = 7 V$ for t_{PZL}	1.0	5.2		5.7	ns
t _{PZL}	Output Enable Time, I _{OE} to Bus A, B	$V_I = OPEN$ for t_{PZH}	1.0	5.1		5.6	
t _{PHZ} ,	Output Disable Time, Select to Bus B	$V_I = 7 V$ for t_{PLZ}	1.0	5.2		5.5	ns
t _{PLZ}	Output Disable Time, I _{OE} to Bus A, B	$V_I = OPEN$ for t_{PHZ}	1.0	5.5		5.5	


7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C _{IN}	Control Pin Input Capacitance	$V_{CC} = 5.0 V$	3		pF
C _{I/O}	A Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	7		pF
C _{I/O}	B Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	5		pF

8. $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms





NOTES:

Input driven by 50 Ω source terminated in 50 Ω.
 CL includes load and stray capacitance.

 $^{*}C_{L} = 50 \text{ pF}$

Figure 4. AC Test Circuit









Figure 6. Enable/Disable Delays

PACKAGE DIMENSIONS


SOIC-16 **D SUFFIX** CASE 751B-05 ISSUE K



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

TSSOP-16 DT SUFFIX CASE 948F-01 ISSUE B



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR ROTE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERI FAD FLASH OR PROTRUSION


DIMENSION & DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
к	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	6.40 BSC		BSC
М	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS


QSOP-16 QS SUFFIX CASE 492-01 ISSUE O



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- TH4-3M, 1962.
 CONTROLLING DIMENSION: INCH.
 THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS
- DRAWING, 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDF
- 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.189	0.196	4.80	4.98
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025 BSC		0.64 BSC	
Н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
Κ	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
Μ	0 °	8 °	0 °	8°
Ν	0 °	7°	0 °	7 °
Ρ	0.007	0.011	0.18	0.28
Q	0.020 DIA		0.51 DIA	
R	0.025	0.035	0.64	0.89
U	0.025	0.035	0.64	0.89
V	0 °	8°	0 °	8°





ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse and reasonable attorney fees and ing nor manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative