

SANYO Semiconductors DATA SHEET

An ON Semiconductor Company

LA6242H — For CD Player 4-channel Bridge (BTL) Driver

Overview

The LA6242H is a 4-channel motor driver IC for home and car CD players. It provides a pin for switching the channel 1 input.

Functions

- Four bridge-connected (BTL) power amplifier circuits
- IO max: 1A
- Built-in level shifter circuits
- Muting circuit (on/off control for all outputs)
- High output voltage (dynamic range): 6.5V (typical, channel 1 only)
- Built-in input operational amplifier (channel 1 only)
- Channel 1 input operational amplifier switching function
- Built-in regulator that uses an external PNP transistor and is set by the value of an external resistor.
- Built-in overheat protection (Thermal shutdown) circuit (Design guarantee)

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

•				
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} S	*1	14	V
	V _{CC} P*	V _{CC} P1, V _{CC} P2 *1	14	V
Maximum input voltage	V _{IN} B		13	V
Maximum output current	I _O max	Each output	1	Α
MUTE pin voltage	V _{MUTE}		13	V
Allowable power dissipation	Pd max	Independent IC	0.8	W
		Mounted on the specified board *2	1.8	W
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +150	°C

^{*1:} All of the power supply pins, V_{CC}S, V_{CC}P1, and V_{CC}P2, must be connected to the power supply system externally to the IC.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

www.semiconductor-sanyo.com/network

^{*2:} Specified board: 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

LA6242H

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V _{CC}		5 to 13	V	

$\textbf{Electrical Characteristics} \ \text{at Ta} = 25^{\circ}\text{C}, V_{CC}\text{S} = V_{CC}\text{P1} = V_{CC}\text{P2} = 8 \ \text{V}, \ VREF = 2.5 \ \text{V}, \ MUTE = 5 \ \text{V}$

Sew rate SR1 With the amplifier operating independently, twice the value measured between outputs *3,*4 V/μs	Deservator	Complete al	O and distance		Ratings		l last
Quiescent current 1 I_{CC} -ON All channel outputs on, MUTE pin: high 30 45 mA Quiescent current 2 I_{CC} -OFF All channel outputs off, MUTE pin: low 5 10 mA Mutting function on voltage V_{MUTE} -ON MUTE +1 2 V_{MUTE} -ON MUTE +1 2 V_{MUTE} -ON MUTE +1 2 V_{MUTE} -ON MUTE +1 4 V_{MUTE} -ON MUTE +1 5 V_{MUTE} -OFF MUTE +1 5 V_{MUTE} -O	Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current 2 I_{CC} -OFF All channel outputs off, MUTE pin: low 5 10 mA Multing function on voltage V_{MUTE} -ON MUTE +1 2 0 0.5 V Multing function off voltage V_{MUTE} -OFF MUTE +1 150 175 200 °C BTL Ampliffer (Channel 1) (Output Ampliffer Block) Input ampliffer offset voltage V_{OFF} -OP-AMP Channel 1, input operational ampliffers A and B -50 +50 mV Output voltage V_{OFF} -OP-AMP Channel 1, input operational ampliffers A and B -50 +50 mV Output voltage V_{OFF} -OP-AMP Channel 1, input operational ampliffers A and B -50 -50 with 6 6.6 Times Siew rate SR1 With the ampliffer operating independently, twice the value measured between outputs *3,*4 bright operational Ampliffer OP-AMP_SINK OP_SINK OP_SINK Input operational amplifiers A and B -10 with 1 mV OP-AMP_SINK OP_SOURCE Input operational amplifier source current 300 500 with 1 mA operational Ampliffer Switching voltage 1 V _{IN} 1-SW Channel 1, with input operational amplifier B selected *5 with 1 my operational amplifier Switching voltage 2 V _{IN} 1-SW Channel 1, with input operational amplifier B selected *5 with 1 my operational amplifier Switching voltage 1 V _{IN} 1-SW Channel 1, with input operational amplifier A 2 with 1 my operational amplifier Switching voltage 1 V _{IN} 1-SW Channel 1, with input operational amplifier B selected *5 with 1 my operational amplifier Switching voltage 1 V _{IN} 1-SW Channel 1, with input operational amplifier A 2 with 1 my operational amplifier B selected *5 with 1 my operatio	Overall						
Mutting function on voltage V_{MUTE} -ON MUTE *1	Quiescent current 1	I _{CC} -ON	All channel outputs on, MUTE pin: high		30	45	mA
Muting function off voltage V_{MUTE} -OFF V_{MUTE} V_{MUT} V_{MUTE} V_{MUT} V_{MUT} V_{MUT} V_{MUT} V_{M	Quiescent current 2	I _{CC} -OFF	All channel outputs off, MUTE pin: low		5	10	mA
Thermal shutdown TSD *4 150 175 200 °C BTL Amplifier (Channel 1) (Output Amplifier Block) Input amplifier offset voltage	Muting function on voltage	V _{MUTE} -ON	MUTE *1	2			>
BTL Amplifier (Channel 1) (Output Amplifier Block) Input amplifier offset voltage $V_{OFFOP-AMP}$ Channel 1, input operational amplifiers A and B -50 +50 mV Output voltage V_O1 $R_L = 8\Omega \cdot 2$ 6.2 6.5 V I/O gain VG1 *3 5.4 6 6.6 Times Slew rate SR1 With the amplifier operating independently, twice the value measured between outputs *3,*4 0.5 V/μs Input Operational Amplifier VOFF1 Input operational amplifiers A and B -10 +10 mV OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 mA MA OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μA Input amplifier switching voltage 1 VIN1-SW Channel 1, with input operational amplifier B 0.5 V Input amplifier switching voltage 2 VIN1-SW Channel 1, with input operational amplifier A 2 V BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Channel 1, with input operational amplifier A 2	Muting function off voltage	V _{MUTE} -OFF	MUTE *1			0.5	V
Input amplifier offset voltage V_{OFF} _OP-AMP Channel 1, input operational amplifiers A and B .50 .50 .70 .70 .70 .70 .70 .70	Thermal shutdown	TSD	*4	150	175	200	°C
Output voltage VO1 $R_L = 80.2 * 2$ 6.2 6.5 V I/O gain VG1 *3 5.4 6 6.6 Times Slew rate SR1 With the amplifier operating independently, twice the value measured between outputs *3,*4 0.5 V/μ s Input Operational Amplifier Output offset voltage VOFF1 Input operational amplifiers A and B -10 +10 m/A OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 m/A m/A OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input amplifier switching voltage 1 VIN1-SW Channel 1, with input operational amplifier B selected *5 0.5 V BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Output offset voltage VOFF2 Between the + and - outputs for each channel -50 +50 m/V MVOg2 RL = 802, between the + and - outputs for each channel -50 +50 m/V Wrogain VG2 Rameasured between outputs *3,*4 6 6.6 <td>BTL Amplifier (Channel 1) (Output</td> <td>Amplifier Block)</td> <td></td> <td></td> <td></td> <td></td> <td></td>	BTL Amplifier (Channel 1) (Output	Amplifier Block)					
VG gain VG *3 5.4 6 6.6 Times Slew rate SR1 With the amplifier operating independently, twice the value measured between outputs *3,*4 b 0.5 V/ μ s Input Operational Amplifier Output Offset voltage VOFF1 Input operational amplifiers A and B -10 +10 mV OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 mA OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input Operational Amplifier Switching VIN1-SW Channel 1, with input operational amplifier B selected *5 V Input amplifier switching voltage 1 VIN1-SW Channel 1, with input operational amplifier A 2 V BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Output offset voltage VOFF2 Between the + and - outputs for each channel -50 +50 mV Output voltage VO2 R _L = 80, between the + and - outputs for each 5 5.4 V I/O gain VG2 5.4 6 6.6 Multip Slew rate SR2 Amplifier independently, twice the value measured between outputs *3,*4 Regulator Voltage VREG *6 1.21 1.26 1.31 V REG output voltage VREG *6 1.21 1.26 1.31 V REG-IN sink current REG-IN-SINK The base current of the external PNP transistor 5 10 mA Line regulation ΔV OLN ΔV CC $\leq 12V$, V 0 = 200mA 20 150 mV	Input amplifier offset voltage	V _{OFF} OP-AMP	Channel 1, input operational amplifiers A and B	-50		+50	mV
Slew rate SR1 With the amplifier operating independently, twice the value measured between outputs $*3,*4$ input Operational Amplifier Output offset voltage VOFF1 Input operational amplifiers A and B -10 +10 mV OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 mA OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input Operational Amplifier Switching Input amplifier switching voltage 1 VIN1-SW Channel 1, with input operational amplifier B selected $*5$ μ A Input amplifier switching voltage 2 ν A	Output voltage	V _O 1	$R_L = 8\Omega *2$	6.2	6.5		V
Input Operational Amplifier Output offset voltage	I/O gain	VG1	*3	5.4	6	6.6	Times
Input Operational Amplifier Output offset voltage VOFF1 Input operational amplifiers A and B -10 +10 mV OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 mA OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input Operational Amplifier Switching voltage 1 VIN1-SW Channel 1, with input operational amplifier B selected $*5$ Input amplifier switching voltage 2 VIN1-SW Channel 1, with input operational amplifier A 2 V V V Selected $*5$ Output Amplifier Switching voltage 2 VOFF2 Between the + and - outputs for each channel -50 +50 mV Output voltage VO2 R_L = 8Ω , between the + and - outputs for each channel 5 5.4 V V V V Ogain VG2 R_L = 8Ω , between the + and - outputs for each 5 5.4 6 6.6 Multip lier Slew rate SR2 Amplifier independently, twice the value measured between outputs $*3,*4$ Regulator Voltage VREG *6 1.21 1.26 1.31 V REG-IN-SINK The base current of the external PNP transistor 5 10 mA Channel Regulation AVOLN 6V ≤ VCC ≤ 12V, IO = 200mA 20 150 mV Total Regulation AVOLN 6V ≤ VCC ≤ 12V, IO = 200mA 20 150 mV Total Regulation Total Regulation AVOLN 6V ≤ VCC ≤ 12V, IO = 200mA 20 150 mV Total Regulation T	Slew rate	SR1	With the amplifier operating independently, twice		0.5		V/μs
Output offset voltage $V_{OFF}1$ Input operational amplifiers A and B -10 $+10$ mV OP-AMP_SINK OP_SINK Input operational amplifier sink current 2 mA OP-AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input Operational Amplifier Switching Input Operational Amplifier Switching voltage 1 $V_{IN}1$ -SW Channel 1, with input operational amplifier B selected $*5$ Input amplifier switching voltage 2 $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 V V selected $*5$ Input Amplifier (Channels 2 to 4) (Output Amplifier Block) BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Output offset voltage $V_{OFF}2$ Between the $+$ and $-$ outputs for each channel -50 $+50$ mV Output voltage $V_{OC}2$ $R_L = 8\Omega$, between the $+$ and $-$ outputs for each -5 -5 , -4 -5 -5 -5 -5 -5 -5 -5 -5			the value measured between outputs *3,*4				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Operational Amplifier	1			1		
OP_AMP_SOURCE OP_SOURCE Input operational amplifier source current 300 500 μ A Input Operational Amplifier Switching Input amplifier switching voltage 1 $V_{IN}1$ -SW Channel 1, with input operational amplifier B selected *5 $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Selected *5 BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Output offset voltage $V_{OF}1$ Between the + and - outputs for each channel $V_{IN}1$ -SW Channel *2 I/O gain $V_{IN}1$ -SW Channel *2 I/O gain $V_{IN}1$ -SW Channel *2 I/O gain $V_{IN}1$ -SW Channel *2 Amplifier independently, twice the value measured between outputs *3,*4 Regulator Voltage VREG output voltage $V_{IN}1$ -SW Channel *6 $V_{IN}1$ -SW Channel *7 $V_{IN}1$ -SW Channel *8 REG-IN sink current REG-IN-SINK The base current of the external PNP transistor 5 10 mA Line regulation $V_{IN}1$ -SW Channel *2 $V_{IN}1$ -SW Channel *2 $V_{IN}1$ -SW Channel *2 $V_{IN}1$ -SW Channel *3 $V_{IN}1$ -SW Channel *4 $V_{IN}1$ -SW Channel *4 $V_{IN}1$ -SW Channel *5 $V_{IN}1$ -SW Channel *6 $V_{IN}1$ -SW Channel *7 V	Output offset voltage	V _{OFF} 1	Input operational amplifiers A and B	-10		+10	mV
	OP-AMP_SINK	OP_SINK	Input operational amplifier sink current	2			mA
Input amplifier switching voltage 1 $V_{IN}1$ -SW Channel 1, with input operational amplifier B selected $*5$ $V_{IN}1$ -SW Channel 1, with input operational amplifier B selected $*5$ $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Selected $*5$ $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Selected $*5$ $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW Selected $*5$ $V_{IN}1$ -SW Channel 1, with input operational amplifier A 2 $V_{IN}1$ -SW $V_{IN}1$ -SW Selected $*5$ $V_{IN}1$ -SW Channel 8 $V_{IN}1$ -SW Channel 8 $V_{IN}1$ -SW Channel 8 $V_{IN}1$ -SW Channel 8 $V_{IN}1$ -SW Selected $*5$ V	OP-AMP_SOURCE	OP_SOURCE	Input operational amplifier source current	300	500		μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Operational Amplifier Switch	Input Operational Amplifier Switching					
selected *5 BTL Amplifier (Channels 2 to 4) (Output Amplifier Block) Output offset voltage VOFF2 Between the + and - outputs for each channel -50 +50 mV Output voltage VO2 $R_L = 8\Omega$, between the + and - outputs for each channel *2 5 5.4 V I/O gain VG2 5.4 6 6.6 Multip lier Slew rate SR2 Amplifier independently, twice the value measured between outputs *3,*4 0.5 V/μs Regulator Voltage VREG output voltage VREG *6 1.21 1.26 1.31 V REG-IN sink current REG-IN-SINK The base current of the external PNP transistor 5 10 mA Line regulation ΔV_{OLN} $6V \le V_{CC} \le 12V$, $I_O = 200mA$ 20 150 mV	Input amplifier switching voltage 1	V _{IN} 1-SW				0.5	V
Output offset voltage V_{OFF2} Between the + and - outputs for each channel -50 $+50$ mV Output voltage V_{O2} $R_L = 8\Omega$, between the + and - outputs for each channel $+2$ $+30$	Input amplifier switching voltage 2	V _{IN} 1-SW	· · · · ·	2			V
Output voltage V_{O2} $R_L = 8\Omega$, between the $+$ and $-$ outputs for each channel $*2$ V_{O3} $R_L = 8\Omega$, between the $+$ and $-$ outputs for each S_{O3} S_{O4} S_{O4} S_{O5} S_{O4} S_{O5} $S_$	BTL Amplifier (Channels 2 to 4) (C	Output Amplifier Blo	ck)				
channel *2	Output offset voltage	V _{OFF} 2	Between the + and - outputs for each channel	-50		+50	mV
Slew rate SR2 Amplifier independently, twice the value measured between outputs $*3,*4$ $V/\mu s$ $\frac{\text{Regulator Voltage}}{\text{REG-IN sink current}}$ VREG *6 1.21 1.26 1.31 V $\frac{\text{REG-IN sink current}}{\text{REG-IN-SINK}}$ The base current of the external PNP transistor 5 10 mA ΔV_{OLN} 6V \leq VCC \leq 12V, IO = 200mA 20 150 mV	Output voltage	V _O 2		5	5.4		V
	I/O gain	VG2		5.4	6	6.6	•
Regulator VoltageVREG output voltageVREG*61.211.261.31VREG-IN sink currentREG-IN-SINKThe base current of the external PNP transistor510mALine regulation ΔV_{OLN} $6V \le V_{CC} \le 12V$, $I_{O} = 200$ mA20150mV	Slew rate	SR2	• •		0.5		V/µs
REG-IN sink current REG-IN-SINK The base current of the external PNP transistor 5 10 mA Line regulation $\Delta V_{O}LN$ $6V \leq V_{CC} \leq 12V$, $I_{O} = 200mA$ 20 150 mV	Regulator Voltage		· ·		1		
Line regulation $\Delta V_O LN$ $6V \le V_{CC} \le 12V$, $I_O = 200 mA$ 20 150 mV	VREG output voltage	VREG	*6	1.21	1.26	1.31	V
3 33 73	REG-IN sink current	REG-IN-SINK	The base current of the external PNP transistor	5	10		mA
	Line regulation	ΔV _O LN	$6V \le V_{CC} \le 12V$, $I_O = 200mA$		20	150	mV
	Load regulation	ΔV _O LD	$5mA \le I_O \le 200mA$		50	200	mV

^{*1:} When the MUTE pin is high, the outputs will be on, and when low, the outputs will be off. (In the amplifier output off state, the outputs are in the high-impedance state.) This operation applies to all channels.

^{*2:} The voltage across the load terminals when an 8Ω load is connected across the outputs. With the input either high or low. With the output in the saturated

^{*3:} The channel 1 input operational amplifier has a 0dB gain, i.e. it is a buffer amplifier.


^{*4:} Design guarantee value


 $^{^{\}star}$ 5: When V_{IN}1-SW is high, operational amplifier A operates, and when low, operational amplifier B operates.

 $^{^{\}star}6$: For testing, short the REGOUT to the collector of the external PNP-transistor.


Package Dimensions

unit: mm (typ) 3234B





Block Diagram



LA6242H

Pin Functions

Pin No.	Pin name	Pin description
1	V _{IN} 1 ⁻ A	Channel 1 input amplifier A inverting input
2	V _{IN} 1 ⁺ A	Channel 1 input amplifier A non-inverting input
3	V _{CC} P1	Channels 1 and 2: power stage power supply
4	V _O 1+	Channel 1 output (+)
5	V _O 1 ⁻	Channel 1 output (–)
6	V _O 2 ⁺	Channel 2 output (+)
7	V _O 2-	Channel 2 output (-)
8	V _O 3 ⁺	Channel 3 output (+)
9	V _O 3-	Channel 3 output (-)
10	V _O 4+	Channel 4 output (+)
11	V _O 4 ⁻	Channel 4 output (-)
12	V _{CC} P2	Channels 3 and 4: power stage power supply
13	V _{IN} 4	Channel 4 input
14	V _{IN} 4G	Channel 4 input (gain adjustment)
15	V _{IN} 3	Channel 3 input
16	V _{IN} 3G	Channel 3 input (gain adjustment)
17	V _{IN} 2	Channel 2 input
18	V _{IN} 2G	Channel 2 input (gain adjustment)
19	REGIN	Base connection of external PNP transistor
20	REGOUT	Regulator error amplifier input (+)
21	V _{CC} S	Signal system power supply
22	VREFIN	Reference voltage input
23	MUTE	Output on/off control
24	V _{IN} 1-SW	Channel 1 input operational amplifier switching
25	SGND	Signal system ground
26	V _{IN} 1+B	Channel 1 amplifier B non-inverting input
27	V _{IN} 1 ⁻ B	Channel 1 amplifier B inverting input
28	V _{IN} 1	Channel 1 input and input operational amplifier output

Note: • The center frame (FR) is used as the power system ground (P-GND). Along with the signal system ground (SGND), this level must be the lowest potential in the system.

 $\bullet \text{ The V}_{CC}S \text{ (signal system power supply), V}_{CC}P1, \text{ and V}_{CC}P2 \text{ (output stage power supplies) must be shorted together externally. } \\$

LA6242H

Pin Description

L III F	Descript	.1011		
Pin No.	Pin name	Function	Description	Equivalent circuit
1	V _{IN} 1 ⁻ A	Input	Inputs	
2	V _{IN} 1 ⁺ A	(channel 1)	The total gain is set by setting the gain of	V _{IN} 1-* V _{IN} 1
26	V _{IN} 1+B	,	the input amplifier.	Vccs φ
27	V _{IN} 1 ⁻ B			
28	V _{IN} 1			
				▎
				VIN1+* 2000
				V _{IN1+*} 300Ω 300Ω 300Ω
				SGND \$ \$ \$ 1
4	V _O 1 ⁺	Output	Channel 1 output	O V 0
5	V _O 1 ⁻	(channel 1)	·	Vccs
				→ VccP
				★
				∨ ₀ 1
				' ↓ ★
				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
				SGND
6	V _O 2 ⁺	Output	Channel 2 to 4 outputs	
7	V _O 2 ⁻	(channels 2 to 4)		→ ∨ _{CC} S
8	VO_{3+}			- Vcc ^P
9	V _O 3 ⁻			
10 11	V _O 4 ⁺ V _O 4 ⁻			T
''	۸04			V _O
				¥
				SGND
23	MUTE	MUTE	Controls the on/off states of the	V _{CC} S
			corresponding channel output.	VCC3
			MUTE = high: Output on	
			MUTE = low: Output off	
			*: When the MUTE pin is open, the	│ .
			outputs will be off. (The same as when	MUTE
			the MUTE pin is low.)	
				G
				SGND 00
0.4	V 4.000	Observat 4	Observat 4 insulation with a 1 mg	
24	V _{IN} 1-SW	Channel 1 input amplifier	Channel 1 input operational amplifier switching function. Either amplifier A or	V _{CC} S
		switching	amplifier B is selected according to the	
		29	voltage applied to the VIN1-SW pin.	
			High: V _{IN} _A	
			Low: V _{IN} _B	V_{IN} 1-SW $2k\Omega$
				
				SCAND
				SGND
				Š

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Function	Description	Equivalent circuit
17	V _{IN} 2	Input	Inputs	
18	V _{IN} 2G	(channels 2 to 4)	·	
15	V _{IN} 3			V _{IN} Ο 11kΩ W
16	V _{IN} 3G			
13	V _{IN} 4			V _{IN} G O
14	V _{IN} 4G			Vccs
	"			300Ω Vref SGND
22	VREFIN	VREF	Reference voltage	vccs
				VCC0
10	DECIN	REG	Pogulator block	VREFIN 300Ω SGND
19 20	REGIN REGOUT	REG	Regulator block	V _{CC} S Q REGIN
				300Ω REGOUT SGND

MUTE, V_{IN}1-SW


• Relationship between the MUTE pin and the outputs

MUTE		Out	puts	
	CH1	CH2	CH3	CH4
Н		0	n	
L		0	ff	

Note *1: When the outputs are off, they are in the high-impedance state. *2: The muting function applies to all channels.

• V_{IN}1-SW and the channel 1 input operational amplifier


V _{IN} 1-SW	Channel 1 input operational amplifier	
Н	AMP_A	
L	AMP_B	



• Muting


MUTE	Output amplifiers
L	off
Н	on

Overview of the input/output relationship



Note: Only channel 1 has an added input operational amplifier.

Application Circuit Example



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of June, 2009. Specifications and information herein are subject to change without notice.