5V ECL 1:9 Differential PECL/NECL RAMBus Clock Buffer

Description

The MC10E411 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The MC10E411's function and performance are similar to the popular MC10E111, with the added feature of 1.2 V output swings.

The output voltage swing of the E411 is larger than a standard ECL swing. The 1.2 V output swings provide a signal which can be AC coupled into RAMBus compatible input loads. The larger output swings are produced by lowering the V_{OL} of the device. With the exception of the lower V_{OL} , the E411 is identical to the MC10E111. Note that the larger output swings eliminate the possibility of temperature compensated outputs, thus the E411 is only available in the 10E style of ECL. In addition, because the V_{OL} is lower than standard ECL, the outputs cannot be terminated to -2.0 V. This data sheet provides a few termination alternatives.

The device TPD is affected by the quantity of output pairs terminated with minimum occurring with only one output pair and increasing about 10 - 20 ps for all output pairs. Relative skew distribution is not affected as more pairs are terminated, but the increased TPD does shift the entire distribution. Unused output pairs should be left unterminated (open) to reduce power and switching noise.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features


- 200 ps Part-to-Part Skew
- 50 ps Output-to-Output Skew
- Differential Design
- V_{BB} Output
- Voltage Compensated Outputs
- PECL Mode Operating Range: V_{CC} = 4.5 V to 5.5 V with V_{EE} = 0 V
- NECL Mode Operating Range:
 - $V_{CC} = 0$ V with $V_{EE} = -4.5$ V to -5.5 V
- Internal Input 50 k Ω Pulldown Resistors



ON Semiconductor®

http://onsemi.com






*For additional marking information, refer to Application Note AND8002/D.


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

- ESD Protection: Human Body Model; > 2 kV, Machine Model; > 200 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level: Pb = 1; Pb-Free = 3 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 1.125 in, Oxygen Index: 28 to 34
- Transistor Count = 180 devices
- Pb-Free Packages are Available*

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





Warning: All V_{CC}, V_{CCO}, and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.



Figure 2. Logic Diagram

PINFUNCTIONIN, ĪN ENECL Differential Input Pair ECL EnableQ0, Q0-Q8, Q8ECL Differential Outputs Reference Voltage Output Positive Supply NCVEE NCNegative Supply No Connect		
ENECL EnableQ0, Q0-Q8, Q8ECL Differential OutputsVBBReference Voltage OutputV _{CC} , V _{CCO} Positive SupplyV _{EE} Negative Supply	PIN	FUNCTION
	EN Q0, <u>Q0</u> -Q8, <u>Q8</u> V _{BB} V _{CC} , V _{CCO} V _{EE}	ECL Enable ECL Differential Outputs Reference Voltage Output Positive Supply Negative Supply








Table 2. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_{I}\!\leq\!V_{CC} \\ V_{I}\!\geq\!V_{EE} \end{array}$	6 -6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			–65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26	°C/W
T _{sol}	Wave Solder Pb Pb-Free			265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

		0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I_{EE}	Power Supply Current		55	65		55	65		55	65	mA
V _{OH}	Output HIGH Voltage (Note 2)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
V _{OL}	Output LOW Voltage (Note 2)	2580	2750	2920	2620	2785	2950	2690	2865	3040	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V _{IL}	Input LOW Voltage (Single-Ended)	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
V_{BB}	Output Voltage Reference	3.62		3.73	3.65		3.75	3.69		3.81	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3)	3.4		4.6	3.4		4.6	3.4		4.6	V
IIH	Input HIGH Current			150			150			150	μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.5 V / –0.5 V.

2. Outputs are terminated through a 300 Ω resistor to V_{FF}.

3. V_{IHCMR} min and max vary 1:1 with V_{CC} .

Table 4. 10E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 4)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		130	156		130	156		130	156	mA
I _{EE}	Power Supply Current		55	65		55	65		55	65	mA
V _{OH}	Output HIGH Voltage (Note 5)	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
V _{OL}	Output LOW Voltage (Note 5)	-2420	-2250	-2080	-2380	-2215	-2050	-2310	-2135	-1960	mV
V _{IH}	Input HIGH Voltage (Single-Ended)	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
V _{BB}	Output Voltage Reference	-1.38		-1.27	-1.35		-1.25	-1.31		-1.19	V
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6)	-1.6		-2.4	-1.6		-0.4	-1.6		-0.4	V
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.5 V / -0.5 V. 5. Outputs are terminated through a 300 Ω resistor to V_{EE}.

6. V_{IHCMR} min and max vary 1:1 with V_{CC} .

			0°C		25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	Maximum Toggle Frequency		700			700			700		MHz
t _{PLH} t _{PHL}	Propagation Delay to Output IN (Differential) (Note 8) IN (Single-Ended) (Note 9) EN to Q			600 650 850	430 380 450		630 680 850	500 450 450		700 750 850	ps
t _s	Setup Time (Note 10) EN to IN	200	0		200	0		200	0		ps
t _H	Hold Time (Note 11) IN to EN	0	-200		0	-200		0	-200		ps
t _R	Release Time (Note 12) EN to IN	300	100		300	100		300	100		ps
t _{skew}	Within-Device Skew (Note 13) Part-to-Part Skew (Diff)			50 200			50 200			50 200	ps
t _{JITTER}	Random Clock Jitter (RMS)		< 1			< 1			< 1		ps
V _{PP}	Input Voltage Swing (Differential Configuration)	250		1000	250		1000	250		1000	mV
t _r /t _f	Output Rise/Fall Time (20%-80%)	275		600	275		600	275		600	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

7. V_{EE} can vary +0.5 V / -0.5 V.

8. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.

9. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. 10. The setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than ±75 mV to that IN/IN transition.

11. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive going IN to prevent an output response greater than ±75 mV to that IN/IN transition. 12. The release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets

the specified IN to Q propagation delay and output transition times.

13. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.




Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION


Device	Package	Shipping [†]
MC10E411FN	PLCC-28	37 Units / Rail
MC10E411FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC10E411FNR2	PLCC-28	500 / Tape & Reel
MC10E411FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS



BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

7

DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037

(0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635). G1 0.410 0.430 10.42 10.92

1.02

K1 0.040

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative