To:	Digi-Key	ls
		D
		 Cl

		UCH20040029
Date of Issue	:	January 16.2004
		■ New □ Changed □ Revised

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJ1V41E105M (EIA 0603size, X5S)

Customers Part Number	:	
Country of Origin	:	
Classification of Spec	:	Specifications
Applications	:	Consumer Type Electric Equipment

*Please fill in and sign the below and return 1 copy to us.

Approval No	:			
Approval Date	:			
Excecuted by	:			
	-		 · · · · · · · · · · · · · · · · · · ·	
		(signature)		
Title	:	(signature)		

MLCD Strategic Business Unit LCR Device Company Matsushita Electronic Components Co.,Ltd. 1006 Kadoma, Osaka, Japan

Phone : +81-6-6908-1101(Representative) Fax : +81-6-6908-7735(Direct)

- Prepared by : Engineering Section
- Contact Person : Signature Title :

5. Endoh

: Engineer

Authorized by Signature Title :

TANT H.1

Manager of Engineering



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-KCH01E
SUBJECT	Multilayer Ceramic Chip Capacitors	PAGE 1 of 1
	11type(EIA 0603) Individual Specification	DATE 15 Jan, 2004

1. Scope

This specification applies to MATSUSHITA'S Large Capacitance Multilayer Ceramic Chip Capacitor "11" Type (EIA 0603) Temp. Char.: X5S Rated Voltage DC25V Nominal Capacitance 1.0µF.

2. Style and Dimensions




Table 1				
Symbol	Dimensions(mm)			
L	1.6 ± 0.1			
W	1.6 ± 0.1			
Т	0.8 ± 0.1			
L1,L2	0.3 ± 0.2			

3. Operating Temperature Range

	Table 2	
	Temperature Characteristics	Operating Temp. Range.
Class2	X5S	-55 to +85°C

4. Individual Specification

·	Table 3			
Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJ1V41E105M	D.C. 25V	X5S	1.0 μF	±20%

5. Explanation of Part Numbers

			tarris or o					
	C	<u>ECJ</u> Common Code	<u>1</u> 	<u>V</u>	4 Temp. Char.	<u>1 E</u> 	1 <u>05</u> Nominal Cap.	<u>М</u> Сар.
l					 Show in			Tolerance Code
L								
L	Size ['] Co	ode	Packaging) Styles	Table 4		Rated ['] Voltage	1
L	Code	Size	Code		Packaging		Code Voltage	l Show in
l	1	"11"type	V	φ180	Reel Paper Ta	aping	1E DC25V	Table 3
l		(0603/EIA)						

6. Temperature Characteristics of Class 2 Capacitors

	-	Table 4			
Temp.	Capacitance	Change rate from Temperature		Reference Temperature	
Char.	Temp.	Without voltage application	Measurement Temperature Range		
Code	Char.	Without voltage application	Temperature Range	Temperature	
В	X5S	±22%	−55 to +85°C	+25°C	

7. Soldering method

Soldering method of Multilayer ceramic chip capacitor shall be reflow soldering.

MLCD Strategic Business Unit LCR Device Company	APPROVAL	CHECK	DESIGN
Matsushita Electronic Components Co., Ltd. Kadoma, Osaka, Japan	H.Itow	A.Omi	S.Endoh

CLASSIFICATION		SPECIFI	CATION	S			No. 151S-E	CJ-KGH01E
SUBJECT	Multilayer	Cerami	c Chip C	apacitors			PAGE	1 of 7
I			pecificati					Jan, 2004
1. Scope This specification a (EIA0603),Temp.Cha If there is a difference individual specificatio	ar.X5S. e between this c		-	-	-			
Such failsafe-des 2- 2.Whenever a d without fail. 2- 3.For the following a 2-3-1. When it is cons 2-3-2. Any application ous situations Ex 1) Aircraft Equi 2) Submarine B 3) The defense 4) Transport Ec 5) Power gene 6) Medical Equ	, information & c ding on ways of eterioration or s ch product desig ts end product s its end product s ty as a system b ity as a system b	communic application short/open on needed shall be re- by adding by adding by adding ons shall b ety arises f ase consu follow the ble or error sult in dea ace Equipi marine rep or vehicles, quipment oport equip ipment (a s, Burning	ation) equi n there mig circuits. a high leve commende protective of g a redund be practiced from this pro- ult us for a of instruction oneous ope th or injury ment (artifi peating equi , airplane, f (atomic por oment, a pa large scale Apparatus	pment. ght be poss el of safety ed. ; devices or lant-design d for a high roduct, plea different sp is below for eration with r; icial satellite uipment, et trains, ship wer, hydro acemaker f e computer	sibilities to ac a careful pro- circuits. circuits not er level of sa ase inform u pecification fr r safety or ha this product e, rocket, etc b, traffic signa electric power for the heart,	ccelerate the lif pre-study about to become un afety. us immediately rom this specifi andling. t may cause di c.) al controllers) er, thermal pov	fe-end as in fa how a single hsafe because for technical ication. rectly or indire	ailure modes trouble with e of a single consultation ectly hazard-
3. Part Number Code ECJ 1 (1) (2)	V (3)	4 (4)	1E (5)	105 (6)	M (7)			
 3- 1.Common Code (1) ECJ : Multilayer O 3- 2.Size (2), Packagir (5), Capacitance 3- 3.Nominal Capacitan The Nominal Cap fied by a three-dig represent signification 	Ceramic Chip Cang Styles (3), To Tolerance (7) : S nce (6) pacitance value git number ; the	emperatur Shown in I is express first two d	Individual S sed in pico ligit	Specificatio	n.) and is ider	nti-		inal Cap. 1 μF
 4. Operating Temperatu Shown in Individual S 5. Performance 	Specification.	1			···· . : T L			
The performance of t Note ;	he capacitor an		ondition sr	nall be spe)le 2.		
MLCD Strategic Busin		-				APPROVAL		

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-KGH01E
SUBJECT	Multilayer Ceramic Chip Capacitors Common Specification	PAGE <u>2 of 7</u> DATE 15 Jan, 2004

5-1.Pretreatment

Before test and measurements, the following pretreatment shall be applied when necessary.

5-1-1. Heat Treatment

The capacitors shall be kept in a temperature of 150+0/-10°C for 1 hour and then shall be stored in a room temperature for 48±4 hours, before initial measurement.

5-1-2. Voltage Treatment

D.C. voltage shall be applied for 1 hour in the specified test condition and then shall be stored in a room temperature for 48 +/- 4 hours, before initial measurement.

6. Test

Unless otherwise specified, all test and measurements shall be made at a temperature of 15 to 35°C and at a relative humidity of 45 to 75%.

If results obtained are doubted a further test should be carried out at a temperature of 20±2°C and a relative humidity of 60 to 70%.

7. Structure

The structure shall be in a monolithic form as shown in Fig. 1.




	Table 1
No.	Name
(1)	Dielectric
(2)	Inner electrode
(3)	Substrate electrode
(4)	Intermediate electrode
(5)	External electrode

8. Product Place

- Hokkaido Matsushita Electric Co., Ltd. / 1037-2, Kamiosatsu, Chitose-shi, Hokkaido, Japan
- Matsushita Electric Devices (M) Sdn. Bhd. / No.1 Jalan Pelga 16/13, 4000 Shah Alam, Selanger, MALAYSIA
 Tianjin Matsushita Electronic Component Co., Ltd. / S9 4TH Sub-street west Xiqing Economic Development Zone Tianjin

9. Receipt of Specifications

Please send back one copy of this specification after you stamp your company stamp in this specification. If you do not it back even if three months have passed after the issue date mentioned in the cover of this specification, we assume that the specification would be received.

SUBJECT

SPECIFICATIONS

Multilayer Ceramic Chip Capacitors **Common Specification**

Table 2

	Table 2			
No	Content	s	Performance	Test Method
1	Appearance		There shall be no defects which affe the life and use.	ect With a magnifying glass (3 times).
2	Dimensions		Shown in Individual Specification.	With slide calipers and a micrometer.
3	Dielectric Wit ing voltage	hstand-	There shall be no dielectric breakdow or damage.	wn Test voltage : 250% of rated voltage Apply a DC voltage of the above value for 1 to 5 seconds. Charge/discharge current shall be within 50mA.
4	Insulation Resistance(I.R	.)	500/C MΩ min. (C : Nominal Cap. in μF)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be within 50mA.
5	Capacitance		Shall be within the specified tolerance	ce. Nominal Measuring Measuring
6	Dissipation Factor (tan δ)		0.15 max.	Cap. Frequency Voltage
				C≦10µF 1kHz+/-10% 1.0+/-0.2Vrms
				For the class2 Capacitors, perform the heat treatment in par. 5. 1. 1. Our Measurement instrument is shown in the Table 3.
7	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. X5S : Within +/- 22%	Measure the capacitance at each stage by changing the temperature in the order of step 1 to 4 shown in the table below. Calculate the rate of change regarding the capacitance at stage 3 as the reference. (Unit : °C)
				Temp. Stage
				Char. 1 2 3 4 5
				X5S 25+/-2 -55+/-3 25+/-2 85+/-2 25+/-2
				Nominal Measuring Measuring Cap. Frequency Voltage
				C≦10µF 1kHz+/-10% 1.0 +/-0.2Vrms

(continue)

SUBJECT

SPECIFICATIONS

No. 151S-ECJ-KGH01E PAGE

Multilayer Ceramic Chip Capacitors Common Specification

Adhesion The terminal electrode shall be free From peeling or signs of peeling. Solder the specimen to the testing jig shown the figure., and apply a 5N force in the arr direction for 10 seconds. P Bending Strength Appear- ance There shall be no cracks and other Capaci- tance There shall be no cracks and other Char. Material : Alumina board (95% min.) or glass epoxy board. 0 Vibration Proof Appear- ance There shall be no cracks and other Capaci- tance There shall be no cracks and other Mechanical damage. After soldering capacitor on the substrate 1n of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 3) 0 Vibration Proof Appear- ance There shall be no cracks and other Mechanical damage. Solder the specimen to the testing jig shown in Fig 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to 10Hz vibratii prependicular directions for 2 hours each, a total of 6 hours.			Table 2			
Prom peeling or signs of peeling. From peeling or signs of peeling. the figure., and apply a SN force in the arr direction for 10 seconds. P Bending Appear- ance There shall be no cracks and other mechanical damage. Material : Alumina board (95% min.) or glass epoxy board. Thickness : 1.0mm min. P Bending Appear- ance There shall be no cracks and other mechanical damage. After soldering capacitor on the substrate 1n of bending shall be applied for 5 seconds. Capaci- tance Temp. Change from the value char. Char. before test. Capaci- tance There shall be no cracks and other mechanical damage. Solder the specimen to the testing ig shown in Fig. 3 0 Vibration Appear- ance There shall be no cracks and other mechanical damage. Solder the specimen to the testing ig shown in Fig. 2. Apply a variable vibration of 1.5mm total applitude in the 10 to 55 to 10Hz vibration for 2 hours each, a total of 6 hours. 1 Resistance to Solder Appear- tance There shall be no cracks and other mechanical damage. Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2 1 Resistance to Solder There shall be no dielectric breakdown or damage. Solder temperature : 270+/5°C Dipping period : 34+/0.2 Solder temperature : 270+/5°C 1 Resistance to Solder There shall be no dielectric breakdo	o Conte	ents	Performance	Test Method		
9 Bending Strength Appear- ance There shall be no cracks and other mechanical damage. After soldering capacitor on the substrate 1n of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 3) 0 Vibration Proof Appear- ance There shall be no cracks and other mechanical damage. There shall be no cracks and other mechanical damage. Solder the specified tolerance. 0 Vibration Proof Appear- ance There shall be no cracks and other Mechanical damage. Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibratii frequency range swept in 1 min. in 3 mutually periodicular directions for 2 hours each, a total of 6 hours. 1 Resistance to Solder Heat Appear- ance There shall be no cracks and other Mechanical damage. Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibratii frequency range swept in 1 min. in 3 mutually periodicular directions for 2 hours each, a total of 6 hours. 1 Resistance to Solder Heat Appear- ance There shall be no cracks and other Mechanical damage. Solder both method Precodition : 1 Resistance tance Appear- ance There shall be no cracks and other Mechanical damage. Solder both method Precodition : 1 Resistance tance Shall meet the specified initial value. Solder toth method Pr			The terminal electrode shall be free	Solder the specimen to the testing jig shown the figure., and apply a 5N force in the arro direction for 10 seconds.		
$ \begin{array}{ c c c c c } \hline Capacitation Char. Charge from the value before test. \\ \hline Char. State in the value before test. \\ \hline Char. State in the value before test. \\ \hline X5S \\ \hline Within +/- 12.5\% \\ \hline Within +/- 12.5\% \\ \hline Within +/- 12.5\% \\ \hline Unit: \\ \hline X5S \\ \hline Within +/- 12.5\% \\ \hline Unit: \\ \hline Vibration \\ Proof \\ \hline Proof \\ \hline Proof \\ \hline Capacitation Capaci$	•			epoxy board. Thickness : 1.0mm min. After soldering capacitor on the substrate of bending shall be applied for 5 seconds.		
ProofanceMechanical damage.in Fig 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.11Resistance to Solder HeatAppear- anceThere shall be no cracks and other Mechanical damage.Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2 Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :11Resistance to Solder HeatAppear- anceThere shall be no cracks and other Mechanical damage.Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2 Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :11Resistance tanceTemp. Change from the value before test.Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :11R.Shall meet the specified initial value.Image:Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :11R.Shall meet the specified initial value.Image:Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :11R.Shall meet the specified initial value.Image:Image:12Image:There shall be no dielectric breakdown or damage.Solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use			Char. before test.	(shown in Fig. 3)		
to HeatSolder HeatanceMechanical damage.Preconditioning : Heat Temperature (See 5.1.1)/Class2 Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :Capaci- tanceTemp. Char.Change from the value before test.Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :tan δShall meet the specified initial value.OrderTemp. (°C)Period(s) 11typeI.R.Shall meet the specified initial value.180 to 100120 to 180With- stand voltageThere shall be no dielectric breakdown or damage.Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use		ance Capaci- tance	Mechanical damage. Shall be within the specified tolerance.	in Fig 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a		
tan δ Shall meet the specified initial value.(°C)11typeI.R.Shall meet the specified initial value.180 to 100120 to 180With- stand voltageThere shall be no dielectric breakdown or damage.Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use	to Solder	ance Capaci-	Mechanical damage. Temp. Change from the value Char. before test.	Preconditioning : Heat Temperature (See 5.1.1)/Class2 Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s		
With- stand voltage There shall be no dielectric breakdown or damage. Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use			·	(°C) 11type 1 80 to 100 120 to 180		
Recovery : 48+/-4 hours		With- standThere shall be no dielectric breakdow or damage.		¹ Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen.		

SUBJECT

SPECIFICATIONS

No. 151S-ECJ-KGH01E PAGE 5 of 7

Multilayer Ceramic Chip Capacitors Common Specification


				Table 2					
No	Conter	nts		Performance		Test Method			
12	12 Solderability		Both terminal electrodes shall be Covered with fresh solder.			Dipping period : 4+/-1s Dip the specimen in solder so that both terminal electrodes are completely sub merged. Use solder H63A(JIS-Z-3282). For the flu use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the			
13	Temperature cycle	Appear- ance Capaci- tance	Mechanical damage.			 specimen. Solder the specimen to the testing jig show in Fig.2. Condition the specimen to each temperature from step 1 to 4 in this order the period shown in the table below. Rega ing this conditioning as one cycle, perform 5 cycles continuously. 			
		tan δ	Shall m	neet the specified initial value.	Step	Temperature (°C)	Period (min.)		
		I.R. With-		neet the specified initial value. shall be no dielectric breakdown	1	Minimum operation temperature +/- 3	30+/-3		
		stand voltage	or dama		2	Room temperature Maximum operation temperature +/-5 Room temperature	3 max. 30+/-3 3 max.		
					treatme Before specime tempe	class2 capacitors, perfor ent in par. 5.1.1. the measurement after te en shall be left to stand a rature for the following pe /-4 h	est, the t room		
14	Moisture Resistance	Appear- ance		shall be no cracks and other nical damage.	For the class2 capacitors, perform the heat treatment in par. 5. 1. 1. Solder the specimen to the testing jig shown				
	Capaci- tance		Temp. Char. X5S	Change from the value before test. Within +/- 20%	in Fig.2. Test temperature : 40+/-2°C Relative humidity : 90 to 95%				
		tan δ	0.25 ma	ax.	Test period : 500+24/0 h				
		I.R.	50/C M (C : No	lΩ min. minal Cap. in μF)	Before the measurement after test, the spe- cimen shall be left to stand at room tempera- ture for the following period : 48+/-4 h				
				(continue)	40+				

SUBJECT

SPECIFICATIONS

Multilayer Ceramic Chip Capacitors Common Specification

16 Higper Res	pisture esistant ading gh Tem-	Appear- ance Capaci- tance tan δ I.R.		shall be no cracks and other nical damage. Change from the value before test. Within +/- 20%	For the class2 capacitors, perform the heat treatment in par. 5. 1. 1. Solder the specimen to the testing jig shown in Fig.2. Test temperature : 40+/-2°C Relative humidity : 90 to 95% Applied voltage : Rated voltage				
16 Hig per Res		tance tan δ	Char. X5S 0.25ma	before test. Within +/- 20%	in Fig.2. Test temperature : 40+/-2°C Relative humidity : 90 to 95% Applied voltage : Rated voltage				
per Re	gh Tem-		0.25ma		Relative humidity : 90 to 95% Applied voltage : Rated voltage				
per Re	gh Tem-			X.	(DC Voltage)				
per Re	gh Tem-	I.R.	25/C M		Charge/discharge current : within 50mA. Test period : 500+24/0 h				
per Re	gh Tem-								
per Re	gh Tem-		(C : No	minal Cap. in μF)	Before the measurement after test, the spe- cimen shall be left to stand at room tempera ture for the following period : 48+/-4 h				
-	rature sistant	Appear- ance		shall be no cracks and other nical damage.	For the class2 capacitors, perform the voltag treatment in par. 5.1.2. Solder the specimen to the testing jig shown				
	ading	Capaci- tance	Temp. Char.	Change from the value be- fore test.	in Fig 2.				
							X5S	Within +/- 20%	Test temperature : Max. Rated temp. +/-3°C
		tan δ	0.25ma	ix.	Applied voltage:Rated voltage (DC Voltage)				
		I.R.	50/C MΩ min. (C : Nominal Cap. in μF)		Charge/discharge current : within 50mA.				
					Test period : 1000+48/0 h				
					Before the measurement after test, the spe- cimen shall be left to stand at room tempera ture for the following period : 48+/-4 h				
					tests shall be performed for the capacitor itse				
				Table 3					
				DARD MEASURING INSTRUME					
	SURING RUMENT	C≧	10μΓ 4	278A 1kHz/1MHz Capacitance M	leter (Aglient Technologies)				
			ARALLEL MODE						
	OMMENDED		34E TES	T FIXTURE (Agilent Technologie	es)				



CLASSIF	ICATION	SPECIFICATIONS	No. 151S-ECJ-SS005E
SUBJEC	Т	Multilayer Ceramic Chip Capacitor	PAGE 1 of 9
		Common Specification (Precautions for Use)	DATE 1 July, 2003
	open-circuit beyond the glowing in t The followin najor consi	yer Ceramic Chip Capacitors (hereafter referred to as "Capacitors") may fail in a t mode when subjected to severe conditions of electrical, environmental an specified "Rating and specified "Conditions" in the Specifications, resulting he worst case. ng "Operating Conditions and Circuit Design" and "Precautions for Assembly"	d/or mechanical stress in burn out, flaming or ' shall be taken in your
2- 1.Circ	cuit Design Operating The spec temperatu	Temperature Range ified "Operating Temperature Range" in the Specifications is absolute matching temperature Range in the Specifications is absolute range in the Specifications in the Specifications is absolute range in the Specifications is absolute range in the Specifications in the Specifications is absolute range in the Specifications in the Specifications in the Specifications in the Specifications	
2-1-2.	The Capa If voltage AC voltage In case of voltage o	Voltage application citors shall not be operated exceeding the specified "Rated Voltage" in the Spec ratings are exceeded, the Capacitors could result in failure or damage. In case of es to the Capacitors, the designed peak voltage shall be within the specified "Rated AC of pulse voltage, the peak voltage shall be within the specified "Rated Volta r fast rising pulse voltage is applied continuously even within the "Rated of section before use. Such continuous application affects the life of the Capacit	of application of DC and ated Voltage". age". If high frequency Voltage", contact our
2-1-3.	The Capa the Speci	and Discharging Current citors shall not be operated beyond the specified "Maximum Charging/Discharg fications. Applications to a low impedance circuit such as a "secondary nded for safety.	
2-1-4.	The "Oper which is ca and wave	The Rise by Dielectric Loss of the Capacitors ating Temperature Range" mentioned above shall include a maximum surface to aused by the Dielectric loss of the Capacitor and applied electrical stresses (suc form etc.). It is recommended to measure and check "Surface Temperature o t at room temperature (up to 25°C).	h as voltage, frequency
2-1-5.	The Capa (1) Enviro (a) To (b) To (c) Un	n on Environmental Conditions citors shall not be operated and / or stored under the following environmental co- nmental conditions be exposed directly to water or salt water be dew formation ider conditions of corrosive gases such as hydrogen sulfide, sulfurous acid, chick severe conditions of vibration or impact beyond the specified conditions in the	orine and ammonia
2-1-6.	 (1) If the general Capace As a normal resonance Also the control of the control of the capace Also the capace (a) Vibration (b) Vibration (c) V	s used for the Capacitors (Class 2) may cause the following Piezoelectricity (or l signal of a specific frequency is applied to the Capacitors, electric and a ated by resonating the characteristic frequency which is determined by the	coustic noise may be he dimensions of the effective to change its oss type, which has no Il force is converted to
Note ;			

MLCD Strategic Business Unit LCR Device Company	APPROVAL	CHECK	DESIGN
Matsushita Electronic Components Co., Ltd. Kadoma, Osaka, Japan	H.Itow	A.Omi	S.Endoh

CLASSIFICATION	SPE	ECIFICAT	IONS					No. 151S	-ECJ-SS005E
SUBJECT Mu	Itilayer C	eramic C	hip Ca	apacito	r			PAGE	2 of 9
Commor	n Specific	ation (P	recaut	ions fo	r Use)			DATE	1 July, 2003
(3) Even if a whining check the worrisor As a measure to p shape as shown in As the other mea resonance with eq bodies such as pri	me phenom prevent this in the (1), (2 asures, cha juipment bo	nenon whic s phenome 2) above is anging the odies such	th may g non, ch effective mount as prin	generate anging t e. ing direct ted circu	noise in y o the Cap ction of t iit board,	your equi bacitor di he Capa or the Ca	pment. fferent in citors to	characteris bring unde	tics, size and r control the
2- 2.Design of Printed Circuit B 2-2-1. Selection of Printed Ci When the Capacitors Capacitor's reliabilitie expansion coefficient b It shall be carefully of Capacitors.	rcuit Board are mount s against petween th	ted and so "Temperat em.	ure Cy	cles" an	id "Heat	shock" I	because	of differen	ce in therma
2-2-2. Design of Land Patterr (1) Recommended lar of excessive stress { Recommended land	nd dimensions to the Ca	pacitors du					der to pre	event cracki	ng at the time
[For General Electron			apacita	nce, Lov	v ProfileT	ype, 100\	/∙200V s	series]	Lipit in mor
Land SMD	-	Туре			Dimensio	on	а	b	Unit in mm
	-	(EIA) 06 (0201)	L 0.6	W 0.3	T 0.3	0.2	2 to 0.3	0.25 to 0.3	
		10 (0402)	1.0	0.5	0.5	0.4	4 to 0.5	0.4 to 0.5	0.4 to 0.5
∕∕	- 12 -	11 (0603)		0.8	0.8		3 to 1.0	0.6 to 0.8	0.6 to 0.8
	Solder	12 (0805) 13 (1206)		1.25 1.6	0.6 to 1 0.6 to 1		3 to 1.2 3 to 2.2	0.8 to 1.0 1.0 to 1.2	0.8 to 1.0 1.0 to 1.3
$\langle \rightarrow \rangle \langle \rightarrow \rangle$	resist	23 (1210)		2.5	1.4 to 2		3 to 2.2	1.0 to 1.2	1.8 to 2.3
	-	34 (1812)	4.5	3.2	2.5 to 3	3.2 3.0) to 3.5	1.2 to 1.6	2.3 to 3.0
[Wide-width Type]	l								
Land SMD	-	Туре	Con	nnonent	Dimensio	n			Unit in mi
		(EIA)	L	W		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	а	b	с
ארי ↓: <u>ז</u> לו	// -	21(0508)	1.25				5 to 0.7	0.5 to 0.6	1.4 to 1.9
	Solder	31(0612)	1.6	3.2	2 0.8	5 0.8	<u>3 to 1.0</u>	0.6 to 0.7	2.5 to 3.0
[Array Type]									
$\xrightarrow{c} \xrightarrow{P/2} \xrightarrow{P/2} \xrightarrow{P}$		Туре	Compo		mension	а	b	с	Unit in mm
	 	(EIA) 12	L	W	Т	0.55	0.5		0.4
	÷ -	(0805)	2.0	1.25	0.85	to 0.75	to 0.	6 to 0.3	to 0.6
		13 (1206)	3.2	1.6	0.85	0.9 to 1.1	0.7 to 0.		0.7 5 to 0.9
SMD La	nd								
Note ;									

ASSIFICATION	SPECIFICATIONS		No. 151S-ECJ-SS005E
IBJECT Mu	Iltilayer Ceramic Chip Capacitor		PAGE 3 of 9
	n Specification (Precautions for Use)	DATE 1 July, 2003
the right land is d	shall be designed to be equal between the r ifferent from that on the left land, the compo nce the side with a larger amount of solder so	nent may be cracked b	e amount of solder on y stress to one side of
	Recommended Amount of Solo	ler	
(a) Exce	ssive amount (b) Proper amount	(c)Insufficient	
َ of so	lder of solder └───solder /└────solder	amount	lor
I PC	l PC	I PC	
boards. (1) Solder resist shall (2) If the Capacitors	Resist r resist are effective to prevent solder brid be utilized to equalize the amounts of solder are arranged in succession, solder resist sh omponent with lead wires or in the arrangem	on both sides. all be used to divide th	e pattern in the mixed
	NG Examples and Recommended E		
Mixed meruting	NG Examples	Improved Examples	by pattern division
Mixed mounting with a component with lead wires	The lead wire of a component with lead wires Sectional view	Solder resist	Sectional view
Arrangement near chassis	Chassis Chassis Solder (ground solder)	Solder resist	
Retrofitting of	Soldering iron Sectional view	Solder resist	Sectional view
Component with lead wires	Retrofitted component		
	Sectional view		Sectional view
Lateral arrangement	Land Portion to be excessively soldered		Solder resist
stresses, or to positi cracking in the Capa Capacitors / compone	conents shall be placed on the PC board so a on the component electrodes at right angle acitors caused by the bending of the PC b ents on the PC board. d layout of the Capacitor to minimize mecha	es to the grid glove or board after or during p	bending line to avoid blacing / mounting the
PC board is as be	low.		
Warp of	NG Example	Recommended Examp	le he Capacitor
Circuit board		sidew	ays against the tressing direction
lote ;			

CLASSIFICA	SPECIFICATIONS	No. 151S-ECJ-SS005E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 4 of 9
	Common Specification (Precautions for Use)	DATE 1 July, 2003
(3) 2-2-5. Mo If c cor Sol	The following drawing is for your reference since mechanical stress near the dividing/breaking position of a PC board varies depending on the mounting position of the Capacitors. The magnitude of mechanical stress applied to the Capacitors when the circuit board is divided is in the order of push back < slit < V-groove < perforation. Also take into account the layout of the Capacitors and the dividing/breaking method. unting Density and Spaces omponents are arranged in too narrow spaces, the monents are affected by Solder bridges and der balls. Each space between components puld be carefully determined.	D $O O O O O$ B
3- 1.Storage (1) The and (2) If th child Alse tap (3) The sole (4) The Cha with inhe cha (5) Wh hea ord	e Capacitors shall be stored under 5 - 40°C and 20 - 70%RH, not under severe condition I humidity. The storage place is humid, dusty, and contains corrosive gasses (hydrogen sulfide, suboride and ammonia, etc.), the solderability of the terminal electrodes may deteriorate. To, storage in a place subjected to heating or exposed to direct sunlight causes deformed version and/or components sticking to tapes, which results in troubles at the time of the storage period shall be within 6 months. Products stored for more than 6 months derability before use. The Capacitors of high dielectric constant series (Class 2, Capacitors of high dielectric	ulfurous acid, hydrogen med tapes and reels of f mounting. shall be checked their citance aging (Ex.) Class 1 (Char. C,SL)
 (1) The land (2) If the distribution of the distributication of the distribution of the	ves for Mounting e amount and viscosity of an adhesive for mounting shall be such that the adhesive s d during it's curing. The amount of adhesive is insufficient for mounting, the Capacitor may fall after or durin the adhesive is too low in its viscosity, the Capacitors may be out of alignment after or of thesives for mounting can be cured by ultraviolet or infrared radiation. In order to ctrodes of the Capacitors from oxidizing, the curing shall be dune at conditions of 160 x. uring is insufficient, the Capacitor may fall after or during soldering. Also insulation ninal electrodes may deteriorate due to moisture absorption. In order to prevent thes iditions shall be sufficiently examined.	g soldering. during soldering. o prevent the terminal °C max., for 2 minutes on resistance between
(1) Wh imp noz (2) The (3) If th time The (a)	ounting Consideration en mounting the Capacitors/components on a PC board, the capacitor bodies shall vact loads such as mechanical impact or stress in the positioning, pushing force and d izles at the time of mounting. e maintenance and inspections for Chip Mounter must be performed regularly. he bottom dead center of the vacuum nozzle is too low, the Capacitor is cracked by ar e of mounting. e following precautions and recommendations are for your reference in use. Set and adjust the bottom dead center of the vacuum nozzles to the upper surface correcting the warp of the PC board. Set the pushing force of the vacuum nozzle at the time of mounting to 1 to 3 N in stati	isplacement of vacuum n excessive force at the e of the PC board after


CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS005E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 5 of 9
	Common Specification (Precautions for Use)	DATE 1 July, 2003

(c) For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. The typical examples are shown in the table below.

(d) Adjust the vacuum nozzles so that their bottom dead center at the time of mounting is not too low.

(4) The closing dimensions of positioning chucks shall be controlled and the maintenance, checks and replacement of positioning chucks shall be regularly performed to prevent chipping or cracking of the Capacitors caused by mechanical impact at the time of positioning due to worn positioning chucks.

⁽⁵⁾ Maximum stroke of the nozzle shall be adjusted so that the maximum bending of PC board does not exceed 0.5mm at 90mm span. The PC board shall be supported by means of adequate supporting pins.



3-4.Selection of Soldering Flux

Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before use. (1) Soldering flux having a halogen based contant of 0.1 wt $\frac{9}{2}$ (converted to chloring) or halow shall be used

- (1) Soldering flux having a halogen based content of 0.1 wt. % (converted to chlorine) or below shall be used. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Capacitor surface due to insufficient cleaning.

3-5.Soldering

3-5-1. Flow soldering

In flow soldering process, abnormal and large thermal and mechanical stresses, caused by "Temperature Gradient" between the mounted Capacitors and melted solder in a soldering bath, may be applied directly to the Capacitors, resulting in failures and damages of the Capacitors, So it is essential that soldering process shall be controlled to the following recommended conditions.

- (1) Application of Soldering flux:
- The soldering flux shall be applied to the mounted Capacitors thinly and uniformly by foaming method. (2) Preheating:

The mounted Capacitors/Components shall be preheated sufficiently so that the "Temperature Gradient" between the Capacitors/Components and the melted solder shall be 150°C max. (100 to130°C)

(3) Immersion into Soldering Bath:


The Capacitors shall be immersed into a soldering bath of 240 to 250°C for 3 to 5 seconds.

(4) Gradual Cooling:

The Capacitors shall be cooled gradually to room ambient temperature with the cooling temperature rates of 8°C/s max. from 250°C to 170°C and 4°C/s max. from 170°C to 130°C.

- (5) Flux Cleaning:
 - When the Capacitors are immersed into a cleaning solvent, it shall be confirmed that the surface temperatures of devices do not exceed 100°C.
- (6) One time of flow soldering under the conditions shown in the figure below [Recommended profile of Flow soldering (Ex)] do not cause any problems.

However, fully pay attention to the possible warp and bending of the PC board.



CLASSIFICATION SPECIFICATIO	NS		No. 151S-ECJ-SS005E
SUBJECT Multilayer Ceramic Chip	JBJECT Multilayer Ceramic Chip Capacitor		
Common Specification (Prec	-	Jse)	DATE 1 July, 2003
In hand soldering of the Capacitors, large temper soldering iron may cause electrical failures a devices.			reheated Capacitors and the tip of
The soldering shall be carefully controlled and c the following recommended conditions for hand		nat the tempera	ture gradient is kept minimum with
(1) Condition 1 (with preheating)(a) Soldering :			
 		the core.	
 (b) Preheating: The Capacitors shall be preheated so a soldering iron is 150°C or below. (c) Temperature of Iron tip: 300°C max. 	that "Temperat	ure Gradient" t	etween the devices and the tip of
(the required amount of solder shall be (d) Gradual Cooling: After soldering, the Capacitors shall be			
Recommended profile of Hand Soldering	-		
Soldering	Gradual	Size 0201 to 120	
AT ↓ Preheating	cooling	0508 , 0612 1210 to 18	
60 to 120 s 3 s max.			
 (2) Condition 2 (without preheating) Modification with a soldering iron is accepta (a) Soldering iron tip shall never directly Capacitors. 			
(b) The lands are sufficiently preheated with terminal electrode of the Capacitor for sufficient sectors of the capacitor for sector		iron tip before	sliding the soldering iron tip to the
Conditions of Hand so	oldering withou		
	0201 to 000	Condition	
Chip size Temperature of soldering iron	0201 to 080 270 °C		06 to 1812 , 0612 250 °C Max.
Wattage		20W Max	
Shape of soldering iron tip		φ 3mm Ma	ах
Soldering time with soldering iron		3s Max.	
 3- 6.Post Soldering Cleaning 3-6-1. Residues of soldering fluxes on the PC board a electrical characteristics and reliability (particula 3-6-2. Inappropriate cleaning conditions (Such as ins characteristics and reliability of the Capacitors. (1) If cleaning is insufficient : (a) The halogen substance in the residues of the capacitors. 	arly, insulation sufficient clean	resistance) of t ing, excessive	ne Capacitors. cleaning) may impair the electrica
corrode. (b) The halogen substance in the residue deteriorate the insulation resistance. (c) Water-soluble soldering flux may have those of resin coldering flux		-	
those of rosin soldering flux. (2) If cleaning is excessive : (a) Too much output of ultrasonic cleaning cracking in the solder and/or ceramic bo			

The following conditions are for Ultrasonic cleaning.

			-				
CLASSIFICATION	CLASSIFICATION SPECIFICATIONS No. 151S-ECJ-SS005						
SUBJECT Multil	PAGE 8 of 9						
Common S	Specification (Precautions for Use)		DATE 1 July, 2003				
Ultrasc Ultrasc	onic wave output: 20 W/L max. onic wave frequency: 40 kHz max. onic wave cleaning time: 5 min. max. ted cleaning solvent may cause the same re ted halogen.	esults in case of insu	ufficient cleaning due to				
stresses shall not be applie devices. (1) The mounted PC boards span 0.5mm max. (2) It shall be confirmed tha positions.	ards are inspected with measuring termina d to the PC board and mounted compone shall be supported by some adequate supp it measuring pins have a right tip shape, a for your reference to avoid the possible ben	nts, to prevent failur porting pins setting the re equal in height a	res or damages of the heir bending to 90 mm				
	NG Example	Recommer	nded Example				
Bending of PC board	Check pin Separated	Check pin Supporting					
 moisture and dust, it shall be confirmed that the protective coat does not have influences on the reliability of the Capacitors in the actual equipment. (1) Coating materials, such as being corrosive and chemically active, shall not be applied to the Capacitors and other components. (2) Coating materials with large thermal expansivity shall not be applied to the Capacitors for preventing failures or damages (such as cracking) of the devices in the curing process. 3- 9.Dividing/Breaking of PC Boards (1) Abnormal and excessive mechanical stresses such as bending or torsion as below, which cause cracking in the Capacitors, on the components on the PC board shall be kept minimum in the dividing/breaking. (2) Dividing/Breaking of the PC boards shall be done carefully at moderate speed by using a jig or apparatus to prevent the Capacitors on the boards from mechanical damages. (3) Examples of PCB dividing/breaking jig The outline of PC board breaking jig is shown below. As a recommended example, Dividing/Breaking of the PC boards shall be done by holding the position near the jig where is free from bending, and so as to be compressive stress for the components such as the Capacitors on the PC board. 							
Outline of Jig	may cause cracking in the Capacitors. Outline of Jig Recommended Example NG Example						
PC board	PC board PC board splitting jig						
Note ;							

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS005E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 9 of 9
	Common Specification (Precautions for Use)	DATE 1 July, 2003
The Capac cracked by Never use impaired a large size o (2) When han Capacitors When mou caused by may cause	mpact citors shall be free from any excessive mechanical impact. citor body, which is made of ceramics, may be damaged or v dropping impact. e dropped capacitors because their quality may be already nd its failure level of significance may be increased. Particularly, capacitors tend to be damaged or cracked more easily. dling the PC boards on which the Capacitors are mounted, the s shall not collide with another PC board. unted PC boards are handled or stored in a stacked state, impact colliding between the corner of the PC board and the Capacitor e damage or cracking in the Capacitor and deteriorate the voltage and insulation resistance of the Capacitor.	Crack Floor Crack Mounted PCB
For special mour	ons described above are typical ones. nting conditions, please contact us.	
The Tech Ceramic C	Use above are from nical Report EIAJ RCR-2335 Caution Guide Line for Operation Capacitors for Electronic Equipment by Japan Electronics and In Association (March 2002 issued)	
Please refer to a	bove technical report for details.	
Note ;		

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV032E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 6
	Taped and Reeled Packaging Specifications	DATE 1 July, 2003

1. Scope

This specification applies to taped and reeled packing for MATSUSHITA's multilayer ceramic chip capacitors.

2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B

JIS (Japanese Industrial Standard) Standard JIS C 0806

Packing Specification
 1.Structure and Dimensions

- Paper taping packaging is carried out according the following diagram
 - : Shown in Fig. 5. 1) Carrier tape
 - : Shown in Fig. 6. 2) Reel
 - 3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3-2.Packing Quantity

		Carrier-Tape		Quantity (pcs./reel)			
Type	Thickness of		Taning			ø330mm Reel	
Туре	Capacitor(mm)	Material	Taping Pitch	Packaging Code	Quantity	Packaging Code	Quantity
06type (0201)	0.30 +/- 0.03	Paper Taping	2mm	E	15000		
10type (0402)	0.50 +/- 0.05	Paper Taping	2mm	E	10000	W	50000
11type (0603)	0.8 +/- 0.1	Paper Taping	4mm	V	4000	Z	10000
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
12type (0805)	1.25 +/- 0.10 1.25 +/- 0.15 1.25 +/- 0.20	Embossed Tap.	4mm	F	3000		
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
$12t_{100}(1206)$	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
13type (1206)	1.15 +/- 0.10	Embossed Tap.	4mm	F	3000		
	1.6 +/- 0.2	Embossed Tap.	4mm	Y	2000		
23type (1210)	2.0 +/- 0.2	Embossed Tap.	4mm	Y	2000		
201ype (1210)	2.5 +/- 0.3	Embossed Tap.	4mm	Y	1000		
34type (1812)	2.5 +/- 0.3	Embossed Tap.	8mm	Y	500		
34type (1012)	3.2 +/- 0.3	Embossed Tap.	8mm	Y	500		


Explanation of Part Numbers (Example)


3-3.Marking on the Reel

The following items are described in the side of a reel in English at least.


- 1) Part Number
- 2) Quantity
- 3) Lot Number
- 4) Country or origin

MLCD Strategic Business Unit LCR Device Company	APPROVAL	CHECK	DESIGN
Matsushita Electronic Components Co., Ltd. Kadoma. Osaka. Japan	H.Itow	A.Omi	S.Endoh





CLASSFICATION SPECIFICATIONS No. 151S-ECJ-SV032E SUBJECT Multilayer Ceramic Chip Capacitor Taped and Reeled Packaging Specifications PAGE DATE 4 of 6 (b) 11 and 12 and 13 type : 4mm taping pitch for Paper taping. DATE 1 July, 2003




Code	Dimension	
W	8.0 +/- 0.2	
F	3.50 +/- 0.05	
Е	1.75 +/- 0.10	
P ₁	4.0 +/- 0.1	
P_2	2.00 +/- 0.05	
Po	4.0 +/- 0.1	
Do	Φ1.5	
-	+0.1/-0	
t ₁	1.1 max.	
t ₂	1.4 max.	
	Unit : mm	

->

Type Code	"11" (0603)	"12" (0805)	"13" (1206)
А	1.0 +/- 0.1	1.65 +/- 0.20	2.0 +/- 0.2
В	1.8 +/- 0.1	2.4 +/- 0.2	3.6 +/- 0.2

(c) 12 and 13 and 23 type : 4mm taping pitch for Embossed taping.



Code	Dimension		
W	8.0 +/-	- 0.2	
F	3.50 +/-	- 0.05	
Е	1.75 +/-	0.10	
P ₁	4.0 +/-	- 0.1	
P ₂	2.00 +/-	- 0.05	
Po	4.0 +/- 0.1		
D ₀	Φ1.5		
-	+0.1/-0		
D_1	Φ1.1+/- 0.1		
t ₁	0.6 m	nax.	
	"12"	2.5	
	"13"	max.	
t ₂	Туре		
	"23"	3.5	
	Туре	max.	
Unit : mm			

Type Code	"12" (0805)	"13" (1206)	"23" (1210)
A	1.55 +/- 0.20	1.90 +/- 0.20	2.8 +/- 0.2
В	2.35 +/- 0.20	3.5 +/- 0.2	3.5 +/- 0.2

