

### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="general-regarding-numbers-n

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



December 2013

# 74LCX00 Low Voltage Quad 2-Input NAND Gate with 5V Tolerant Inputs

#### **Features**

- 5V tolerant inputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 5.2ns  $t_{PD}$  max.  $(V_{CC} = 3.3V)$ ,  $10\mu A I_{CC}$  max.
- Power down high impedance inputs and outputs
- ±24mA output drive (V<sub>CC</sub> = 3.0V)
- Implements proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:
  - Human body model > 2000V
  - Machine model > 200V
- Leadless DQFN package

### **General Description**

The LCX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

The 74LCX00 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

# **Ordering Information**

Order Number	Package Number	Package Description					
74LCX00M	M14A	4-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
74LCX00SJ	M14D	I4-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74LCX00BQX <sup>(1)</sup>	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm					
74LCX00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					

#### Note:

1. DQFN package available in Tape and Reel only.


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




All packages are lead free per JEDEC: J-STD-020B standard.

# **Connection Diagrams**

### Pin Assignments for SOIC, SOP, and TSSOP



#### Pad Assignments for DQFN




# **Pin Description**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
$\overline{O}_n$	Outputs
DAP	No Connect

Note: DAP (Die Attach Pad)

# **Logic Symbol**



### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
V <sub>I</sub>	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage, Output in HIGH or LOW State <sup>(2)</sup>	–0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < GND	–50mA
I <sub>OK</sub>	DC Output Diode Current	
	$V_O < GND$	-50mA
	$V_O > V_{CC}$	+50mA
Io	DC Output Source/Sink Current	±50mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C

#### Note:

2. IO Absolute Maximum Rating must be observed.

# Recommended Operating Conditions<sup>(3)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage			
	Operating	2.0	3.6	V
	Data Retention	1.5	3.6	
V <sub>I</sub>	Input Voltage	0	5.5	V
Vo	Output Voltage, HIGH or LOW State	0	V <sub>CC</sub>	V
I <sub>OH</sub> / I <sub>OL</sub>	Output Current			
	$V_{CC} = 3.0V - 3.6V$		±24	mA
	$V_{CC} = 2.7V - 3.0V$		±12	
	$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
Δt / ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

#### Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

				T <sub>A</sub> = -40°C	to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min. Max.		Units
V <sub>IH</sub>	HIGH Level Input Voltage	2.3–2.7		1.7		V
		2.7–3.6		2.0		
V <sub>IL</sub>	LOW Level Input Voltage	2.3–2.7			0.7	V
		2.7–3.6			0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	2.3–3.6	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2	0.2 V	
		2.3	$I_{OH} = -8mA$	1.8		
		2.7	$I_{OH} = -12mA$	2.2		
		3.0	$I_{OH} = -18mA$	2.4		
			$I_{OH} = -24mA$	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	2.3–3.6	$I_{OL} = 100 \mu A$		0.2	V
		2.3	I <sub>OL</sub> = 8mA		0.6	
		2.7	I <sub>OL</sub> = 12mA		0.4	
		3.0	I <sub>OL</sub> = 16mA		0.4	
			I <sub>OL</sub> = 24mA		0.55	
I	Input Leakage Current	2.3–3.6	$0 \le V_I \le 5.5V$		±5.0	μA
I <sub>OFF</sub>	Power-Off Leakage Current	0	$V_I$ or $V_O = 5.5V$		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	2.3–3.6	$V_I = V_{CC}$ or GND		10	μΑ
			$3.6V \le V_I \le 5.5V$		±10	
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	2.3–3.6	$V_{IH} = V_{CC} - 0.6V$		500	μΑ

## **AC Electrical Characteristics**

			$T_A = -40$ °C to +85°C, $R_L = 500\Omega$					
			$V_{CC} = 3.3V \pm 0.3V,$ $C_{L} = 50pF$		$egin{aligned} \mathbf{V_{CC}} &= \mathbf{2.7V,} \\ \mathbf{C_L} &= \mathbf{50pF} \end{aligned}$		$V_{CC} = 2.5V \pm 0.2V,$ $C_{L} = 30pF$	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.5	5.2	1.5	6.0	1.5	6.2	ns
toshl, toslh	Output to Output Skew <sup>(4)</sup>		1.0					ns

#### Note:

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


# **Dynamic Switching Characteristics**

				$T_A = 25^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	$C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
		2.5	$C_L = 30 pF, V_{IH} = 2.5 V, V_{IL} = 0 V$	0.6	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	$C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V$	-0.8	V
		2.5	$C_L = 30pF, V_{IH} = 2.5V, V_{IL} = 0V$	-0.6	

# Capacitance


Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10MHz$	25	pF

# AC Loading and Waveforms (Generic for LCX Family)




Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	6V at $V_{CC} = 3.3 \pm 0.3V$ $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$
$t_{PZH},t_{PHZ}$	GND


Figure 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)




#### **Waveform for Inverting and Non-Inverting Functions**




Propagation Delay. Pulse Width and  $t_{\text{rec}}$  Waveforms




# 3-STATE Output High Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic








t<sub>rise</sub> and t<sub>fall</sub>

ſ			V <sub>cc</sub>				
	Symbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V			
	$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2			
	V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2			
Г	V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V			
	V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V			

Figure 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )




### **Tape and Reel Specification**

#### **Tape Format for DQFN**

Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Typ.)	Empty	Sealed


#### Tape Dimensions inches (millimeters)



#### NOTES: unless otherwise specified


- 1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
- 2. Smallest allowable bending radius.
- 3. Thru hole inside cavity is centered within cavity.
- 4. Tolerance is  $\pm 0.002[0.05]$  for these dimensions on all 12mm tapes.
- 5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
- 6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
- 7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
- 8. Controlling dimension is millimeter. Diemension in inches rounded


#### Reel Dimensions inches (millimeters)




Tape Size	Α	В	С	D	N	W1	W2
12mm	13.0 (330.0)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.488 (12.4)	0.724 (18.4)











**DETAIL A** 



LAND PATTERN RECOMMENDATION





#### **NOTES:**


- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DRAWING FILENAME: MKT-M14Drev4.
















#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP14Arev2.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative