

74LCX16374

LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

- 5V TOLERANT INPUTS AND OUTPUTS
- HIGH SPEED : f_{MAX} = 150MHz (MIN.) at V_{CC} = 3V
- POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
- SYMMETRICAL OUTPUT IMPEDANCE:
 |I_{OH}| = I_{OL} = 24mA (MIN) at V_{CC} = 3V
- PCI BUS LEVELS GUARANTEED AT 24 mA
- BALANCED PROPAGATION DELAYS: ^tPLH ≅ ^tPHL
- OPERATING VOLTAGE RANGE: V_{CC}(OPR) = 2.0V to 3.6V (1.5V Data Retention)
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 16374
- LATCH-UP PERFORMANCE EXCEEDS 500mA (JESD 17)
- ESD PERFORMANCE: HBM > 2000V (MIL STD 883 method 3015); MM > 200V

DESCRIPTION

The 74LCX16374 is a low voltage CMOS 16 BIT D-TYPE FLIP-FLOP with 3 STATE OUTPUTS NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C^2MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs.

These 16 bit D-TYPE flip-flops are controlled by two clock inputs (nCK) and two output enable inputs(nOE). On the positive transition of the (nCK), the nQ outputs will be set to the logic state that were setup at the nD inputs. While the (nOE) input is low, the 8 outputs (nQ) will be in a normal state (high or low logic level) and while high level the outputs will be in a high impedance state.

Any output control does not affect the internal operation of flip flops; that is, the old data can be retained or the new data can be entered even while the outputs are off.

It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption.

All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.




ORDER CODES

PACKAGE	TUBE	T & R
TSSOP		74LCX16374TTR

PIN CONNECTION

10E 1]₄8 1CK
1 Q ₀ 2 []₄7 1 D ₀
1 Q ₁ 3 []₄6 1D ₁
GND ₄[]₄s GND
1 Q ₂ 5 []₄₄ 1 D₂
1 Q ₃ 6 [] 43 1 D ₃
V _{cc} 7 [] ₄2 V _{CC}
1 Q ₄ 8 []₄1 1 D₄
1 Q ₅ 9 []₄0 1D ₅
GND 10 [] 39 GND
1 Q ₆ 11 [] 38 1 D ₆
1 Q7 12 [] 37 1 D ₇
2 Q ₀ 13 [] 36 2 D ₀
2Q1 14 [] 35 2 D ₁
GND 15 [] 34 GND
2 Q ₂ 16 [33 2D ₂
2Q3 17	32 2D ₃
V _{CC} 18 [] 31 V _{CC}
2 Q 4 19 [] 30 2 D ₄
2 Q 5 20 [] 29 2 D 5
GND 21 [] 28 GND
2 Q ₆ 22 [] 27 2 D 6
2 Q ₇ 23 [] 26 2 D 7
20E 24 [] 25 2CK
P	C12010

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1	1 <mark>0E</mark>	3 State Output Enable Input (Active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	3-State Outputs
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	3-State Outputs
24	2 <mark>0E</mark>	3 State Output Enable Input (Active LOW)
25	2CK	Latch Enable Input
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data Inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data Inputs
48	1CK	Latch Enable Input
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive Supply Voltage

TRUTH TABLE


	OUTPUT		
OE	СК	D	Q
Н	Х	Х	Z
L		Х	NO CHANGE*
L		L	L
L		Н	Н

X : Don't Care Z : High Impedance

IEC LOGIC SYMBOLS



LOGIC DIAGRAM



This logic diagram has not to be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage (OFF State)	-0.5 to +7.0	V
Vo	DC Output Voltage (High or Low State) (note 1)	-0.5 to V _{CC} + 0.5	V
I _{IК}	DC Input Diode Current	- 50	mA
I _{OK}	DC Output Diode Current (note 2)	- 50	mA
Ι _Ο	DC Output Current	± 50	mA
I _{CC}	DC Supply Current per Supply Pin	± 100	mA
I _{GND}	DC Ground Current per Supply Pin	± 100	mA
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied 1) I_O absolute maximum rating must be observed 2) V_O < GND

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage (note 1)	2.0 to 3.6	V
VI	Input Voltage	0 to 5.5	V
Vo	Output Voltage (OFF State)	0 to 5.5	V
Vo	Output Voltage (High or Low State)	0 to V _{CC}	V
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 3.0 to 3.6V)	± 24	mA
I _{OH} , I _{OL}	High or Low Level Output Current (V _{CC} = 2.7V)	± 12	mA
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time (note 2)	0 to 10	ns/V

1) Truth Table guaranteed: 1.5V to 3.6V 2) V_{IN} from 0.8V to 2V at V_{CC} = 3.0V



DC SPECIFICATIONS

		T€	Test Condition		Value					
Symbol	Symbol Parameter	V _{cc}		-40 to	85 °C	-55 to 7	125 °C	Unit		
		(Ÿ)		Min. Max.		Min.	Max.			
V _{IH}	High Level Input Voltage	- 2.7 to 3.6		2.0		2.0		V		
V _{IL}	Low Level Input Voltage	- 2.7 10 3.0			0.8		0.8	V		
V _{OH}	High Level Output	2.7 to 3.6	I _O =-100 μA	V _{CC} -0.2		V _{CC} -0.2				
	Voltage	2.7	I _O =-12 mA	2.2		2.2		v		
		2.0	I _O =-18 mA	2.4		2.4		v		
		3.0	I _O =-24 mA	2.2		2.2				
V _{OL}	V _{OL} Low Level Output	2.7 to 3.6	I _O =100 μA		0.2		0.2			
	Voltage	2.7	I _O =12 mA		0.4		0.4	v		
		3.0	I _O =16 mA		0.4		0.4	v		
		3.0	I _O =24 mA		0.55		0.55			
I	Input Leakage Current	2.7 to 3.6	V _I = 0 to 5.5V		± 5		±5	μΑ		
I _{off}	Power Off Leakage Current	0	V _I or V _O = 5.5V		10		10	μA		
I _{OZ}	High Impedance Output Leakage Current	2.7 to 3.6	$V_{I} = V_{IH} \text{ or } V_{IL}$ $V_{O} = 0 \text{ to } V_{CC}$		± 5		± 5	μΑ		
I _{CC}	Quiescent Supply	y	$V_{I} = V_{CC} \text{ or } GND$		20		20			
	Current	2.7 to 3.6	V_{I} or V_{O} = 3.6 to 5.5V		± 20		± 20	μA		
ΔI_{CC}	I _{CC} incr. per Input	2.7 to 3.6	V _{IH} = V _{CC} - 0.6V		500		500	μΑ		

DYNAMIC SWITCHING CHARACTERISTICS

Symbol Parameter		Tes	Value				
	Parameter	v _{cc}		٦	Γ _A = 25 °C	2	Unit
		(V)		Min.	Тур.	Max.	
V _{OLP}	Dynamic Low Level Quiet	3.3	C _L = 50pF		0.8		V
V _{OLV}	Output (note 1)	3.3	$V_{IL} = 0V, V_{IH} = 3.3V$		-0.8		v

1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is measured in the LOW state.

57

AC ELECTRICAL CHARACTERISTICS

		Test Condition			Value					
Symbol	Parameter	V _{cc}	CL	RL	$t_s = t_r$	-40 to 85 °C		-55 to 125 °C		Unit
		(V)	(pĒ)	(Ω)	(ns)	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay	2.7	50	500	2.5	1.5	6.5	1.5	6.5	ns
	Time	3.0 to 3.6	50	500	2.5	1.5	6.2	1.5	6.2	115
t _{PZL} t _{PZH}	Output Enable Time	2.7				1.5	6.3	1.5	6.3	
	to HIGH and LOW level	3.0 to 3.6	50	500	2.5	1.5	6.1	1.5	6.1	ns
t _{PLZ} t _{PHZ}	Output Disable Time	2.7				1.5	6.2	1.5	6.2	
	from HIGH and LOW level	3.0 to 3.6	50	500	2.5	1.5	6.0	1.5	6.0	ns
t _S	Set-Up Time, HIGH	2.7				2.5		2.5		
	or LOW level (Dn to CK) 3.0 to 3.6 50 2.5	2.5	2.5		2.5		ns			
t _h	Hold Time, HIGH or	2.7				1.5		1.5		
	LOW level (Dn to CK)	3.0 to 3.6	50	500	2.5	1.5		1.5		ns
t _W	CK Pulse Width,	2.7	50	500	2.5	3.0		3.0		ns
	HIGH or LOW	3.0 to 3.6	50	300	2.5	3.0		3.0		115
f _{MAX}	Clock Pulse Frequency	3.0 to 3.6	50	500	2.5	170		150		MHz
t _{OSLH} t _{OSHL}	Output To Output Skew Time (note1, 2)	3.0 to 3.6	50	500	2.5		1.0		1.0	ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (t_{OSLH} = | t_{PLHm} - t_{PLHn}|, t_{OSHL} = | t_{PHLm} - t_{PHLn}])
 Parameter guaranteed by design


CAPACITIVE CHARACTERISTICS

		Test Condition		Value			
Symbol	Parameter	V _{CC}		T _A = 25 °C)	Unit
		(V)		Min.	Тур.	Max.	
C _{IN}	Input Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		7		pF
C _{OUT}	Output Capacitance	3.3	$V_{IN} = 0$ to V_{CC}		8		pF
C _{PD}	Power Dissipation Capacitance (note 1)	3.3	f _{IN} = 10MHz V _{IN} = 0 or V _{CC}		20		pF

1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/16$ (per circuit)

74LCX16374


TEST CIRCUIT




TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V
t _{PZH} , t _{PHZ}	GND

 $C_L = 50 \text{ pF}$ or equivalent (includes jig and probe capacitance) $R_L = R1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

WAVEFORM 1 : PROPAGATION DELAYS, SETUP AND HOLD TIMES, MAXIMUM CLOCK **FREQUENCY** (f=1MHz; 50% duty cycle)






WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)


WAVEFORM 3 : PULSE WIDTH (f=1MHz; 50% duty cycle)

57



74LCX16374


	TSSOP48 MECHANICAL DATA								
DIM.		mm.		inch					
DIN.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			1.2			0.047			
A1	0.05		0.15	0.002		0.006			
A2		0.9			0.035				
b	0.17		0.27	0.0067		0.011			
С	0.09		0.20	0.0035		0.0079			
D	12.4		12.6	0.488		0.496			
E		8.1 BSC			0.318 BSC				
E1	6.0		6.2	0.236		0.244			
е		0.5 BSC			0.0197 BSC				
К	0°		8°	0°		8°			
L	0.50		0.75	0.020		0.030			



Г

DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
Ν	60			2.362		
Т			30.4			1.197
Ao	8.7		8.9	0.343		0.350
Во	13.1		13.3	0.516		0.524
Ko	1.5		1.7	0.059		0.067
Po	3.9		4.1	0.153		0.161
Р	11.9		12.1	0.468		0.476

Tape & Reel TSSOP48 MECHANICAL DATA



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com



57