

# STD2NK70Z - STD2NK70Z-1

N-CHANNEL 700 V - 6 Ω - 1.6 A DPAK/IPAK Zener-Protected SuperMESH™ MOSFET

#### Table 1: General Features

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	ID	Pw
STD2NK70Z	700 V	7 Ω	1.6 A	45 W
STD2NK70Z-1	700 V	7 Ω	1.6 A	45 W

- TYPICAL R<sub>DS</sub>(on) = 6 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- ESD IMPROVED CAPABILITY
- 100% AVALANCHE TESTED
- NEW HIGH VOLTAGE BENCHMARK
- GATE CHARGE MINIMIZED


#### DESCRIPTION

The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding application. Such series complements ST full range of high vitage MOS-FETs including revolutionary MDmesh<sup>™</sup> products.


#### APPLICATIONS

- SINGLE-ENDED SMPS IN MONITORS, COMPUTER AND INDUSTRIAL APPLICATION
- WELDING EQUIPMENT
- FLYBACK CONFIGURATION FOR BATTERY CHARGER

#### Figure 1: Package



#### Figure 2: Internal Schematic Diagram



#### Table 2: Order Codes

Sales Type	Marking	Package	Packaging
STD2NK70ZT4	D2NK70Z	DPAK	TAPE & REEL
STD2NK70Z-1	D2NK70Z	IPAK	TUBE

#### **Table 3: Absolute Maximum ratings**

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	700	V	
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 KΩ)	700	V	
VGS	Gate- source Voltage	± 30	V	
ID	Drain Current (continuous) at $T_C = 25^{\circ}C$	1.6	A	
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	1	А	
I <sub>DM</sub> (*)	Drain Current (pulsed)	6.4	A	
P <sub>TOT</sub>	Total Dissipation at $T_C = 25^{\circ}C$	45	W	
	Derating Factor	0.36	W/°C	
V <sub>ESD(G-S)</sub>	Gate source ESD (HBM-C = 100pF, R = 1.5 K $\Omega$ )	2000	V	
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns	
T <sub>stg</sub>	Storage Temperature	55 to 150	°C	
Tj	Max. Operating Junction Temperature	-55 to 150		

(\*) Pulse width limited by safe operating area

(1)  $I_{SD} \le 1.6 \text{ A}$ , di/dt  $\le 200 \text{ A}/\mu\text{s}$ , VDD  $\le V_{(BR)DSS}$ 

#### Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case Max	2.78	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	100	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

#### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	1.6	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	110	mJ

#### Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Condition	Min.	Тур.	Max	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	$lgs=\pm$ 1mA (Open Drain)	30			A

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	700			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, T <sub>C</sub> = 125°C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 50 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.8 A		6	7	Ω

#### TABLE 7: ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED) On /Off

#### Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 0.8 A		1.4		S
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0 V$ , $V_{DS} = 0 to 560 V$		17		
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS}$ = 25 V, f = 1 MHz, $V_{GS}$ = 0		280 35 6.5		pF pF pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off-Delay Time Fall Time			7 17 20 35		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 560 \text{ V}, \text{ I}_{D} = 0.8 \text{ A}, V_{GS} = 10 \text{ V}$ (see Figure 20)		11.4 2 6.8	15	nC nC nC


#### **Table 9: Source Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				1.6 6.4	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 1.6 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 1.6, di/dt = 100 A/µs V <sub>DD</sub> =50 V, T <sub>j</sub> = 25°C (see Figure 18)		334 918 5.5		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 1.6, di/dt = 100 A/µs $V_{DD}$ = 50 V, T <sub>j</sub> = 150°C (see Figure 18)		350 1050 6		ns µC A


(1) Pulsed: Pulse duration = 300 µs, duty cycle 1.5%

(2) Pulse width limited by safe operating area (3)  $C_{oss eq}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

#### Figure 3: Safe Operating Area



**Figure 4: Output Characteristics** 






Figure 6: Thermal Impedance




Figure 7: Transfer Characteristics





Figure 8: Static Drain-source On Resistance



<u>ل</u>جک

#### Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature





Figure 11: Dource-Drain Diode Forward Characteristics



5

#### **Figure 12: Capacitance Variations**




Figure 13: Normalized On Resistance vs Temperature






Figure 14: Normalized Breakdown Voltage vs Temperature





## Figure 15: Maximum Avalanche Energy vs Temperature



Figure 16: Unclamped Inductive Load Test Circuit




Figure 17: Switching Times Test Circuit For Resistive Load





Figure 18: Test Circuit For Inductive Load Switching and Diode Recovery Times



#### Figure 19: Unclamped Inductive Wafeform






Figure 20: Gate Charge Test Circuit




DIM.		mm			inch	
2	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.20		2.40	0.087		0.094
A1	0.90		1.10	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.90	0.025		0.035
B2	5.20		5.40	0.204		0.213
С	0.45		0.60	0.018		0.024
C2	0.48		0.60	0.019		0.024
D	6.00		6.20	0.236		0.244
E	6.40		6.60	0.252		0.260
G	4.40		4.60	0.173		0.181
н	9.35		10.10	0.368		0.398
L2		0.8			0.031	
L4	0.60		1.00	0.024		0.039







DIM.		mm			inch	
DINI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
В	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
н	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039

## TO-251 (IPAK) MECHANICAL DATA





### TAPE AND REEL SHIPMENT (suffix "T4")\*



\* on sales type

Á7/

#### Table 10: Revision History

Date	Revision Description of Changes	
07-Sep-2004	1	First Release, complete document.
24-Jan-2005	2	New curve, figure 3, and new Rds(on) value Max.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics and to authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**۲/**