

Low Power Low Voltage Analog Front End

Features

- General purpose signal processing Analog Front End (AFE)
- Targeted for V.34bis Modem and 56Kbps Modem applications
- 16-BIT oversampling ΣΔ A/D and D/A converters
- 83dB signal to noise ratio for sampling frequency up to 9.6kHz @ 3V
- 87dB dynamic range @ 3V
- Filter bandwidths: 0.425 x the sampling frequency
- On-chip reference voltage
- Single power supply range: 2.7 to 5.5V
- Low power consumption less than 30mW operating power 3V
- Stand-by mode power consumption less than 3mW at 3V
- Programming sampling frequency
- Max. sampling frequency: 45kHz
- Synchronous serial interface for processor datas exchange Master or Slave operations
- 0.50µm CMOS process
- TQFP48 package
- STLC7546 mode of operation compatible

Description

The STLC7550 is a single chip Analog Front-end (AFE) design a lo implement modems up to 56Kbps.



TQFP48 (7 x 7 x 1.4mm) (Full Plastic Quad Flat Pack)

It has been especially designed for host processing application in which the modulation software (V.34bis, 56Kbps) is performed by the main application processor: Pentium, hisc or DSP processors.

The main target of this device is stand alone appliances as Hand Held PC (HPC), Personnal Digital Assistants (FD I), Webphones, Network Computers, Set Top Boxes for Digital Television (Satellite and Cap'e).

To comply with such applications STLC7550 is power an aminally at 3V only.

Viaximum Power Dissipation 30mW is well suited for Battery operations. In case of battery low, STLC7550 will continue to work even at a 2.7V level.

STLC7550 also provides clock generator for all sampling frequencies requested for V.34bis and 56Kbps applications.

This new AFE can also be used for PC mother boards or add-on cards or stand alone MODEMs. It can be used in a master mode or slave mode. The slave mode eases multi AFE architecture design in saving external logical glue.

Order codes

Part number	Temp range, °C	Package	Packing
STLC7550TQF7	0 to 70	TQFP48	Tube
STLC7550TQF7TR	0 to 70	TQFP48	Tape & Reel
E-STLC7550TQF7 (*)	0 to 70	TQFP48	Tube

(*) ECOPACK® (see Section 6)

Content STLC7550

Content

1	Pins	description	& Block diagram	3
	1.1	Pin descript	tion	4
		1.1.1 Pov	wer Supply (5 pins)	. 4
		1.1.2 Ho	st interface (10 pins)	. 5
		1.1.3 Clo	ock signals (2 pins)	. 6
		1.1.4 An	alog interface (9 pins)	. 6
2	Func	tional desc	ription	8
	2.1	Transmit D/	A section	8
		2.1.1 Tra	nsmit Low Pass Filters	. 8
		2.1.2 D/A	A Converter	. 8
	2.2	Receive A/I	O section	8
		2.2.1 A/D	O Converter	. 8
		2.2.2 Re	ceive Low Pass Filter	. 8
	2.3	Clock gene	ratoroeration	9
	2.4	Modes of o	peration	10
	2.5	Host interfa	ce	12
	2.6	Control regi	ster	13
3	Elect	rical Specif	ications	I 6
	3.1	Absolute m	aximum ratings	16
	3.2		C Characteristics	
	3.3		Electrical Characteristics	
	3.4		naracteristics	
	0.1		formance of the Tx channel	
	4		noothing filter transfer characteristics	
	3.5		aracteristics	
	e je		formance of the Rx channel	
450	Typic	al applicati	on	20
5	Defin	ition and T	erminology	21
6	Pack	age informa	ation	22
7	Revis	sion history	,	23

1 Pins description & Block diagram

Figure 1. Pin connection (top view)




Table 1. Pin list

	Pin #	Pin Name	Туре	Description
	1 - 2, 10 to 14, 22 to 26, 34 to 38, 46 to 48	NC NC	<i>/</i> .	Not connected
	3	SCLK	0	Shift Clock Output
	4	FS	I/O	Frame Synchronization Input (slave)/Output (master)
	5	DV _{DD}	I	Positive Digital Power Supply (2.7V TO 5.5V)
	6	DGND	I	Digital Ground
	X 8 7	MCM	I	Master Clock Mode
Obsole	8	XTALOUT	0	Crystal Output
	9	XTALIN/MCLK	I	Crystal Input (MCM = 1) / External Clock (MCM = 0)
	15	HC1	I	Hardware Control Input
	16	HC0	I	Hardware Control Input
	17	PWRDWN	I	Power down Input
	18	M/S	I	Master/Slave Mode Control Pin Input
	19	V _{REFP}	0	16-bit D/A and A/D Positive Reference Voltage
	20	V_{REFN}	0	16-bit D/A and A/D Negative Reference Voltage

Pin #	Pin Name	Туре	Description
21	AGND1	I	Analog Ground
27	AUXIN+	I	Non-inverting Input to Auxiliary Analog Input
28	AUXIN-	I	Inverting Input to Auxiliary Analog Input
29	IN+	I	Non-inverting Input to Analog Input Amplifier
30	IN-	I	Inverting Input to Analog Input Amplifier
31	AV_DD	I	Positive Analog Power Supply (2.7V to 5.5V)
32	V _{CM}	0	Common Mode Voltage Output (AVDD/2)
33	AGND2	I	Analog Ground
39	OUT+	0	Non-inverting Smoothing Filter Output
40	OUT-	0	Inverting Smoothing Filter Output
41	RESET	I	Reset Function to initialize the internal counters
42	TS	I	Timeslot Control Input
43	TSTD1	I/O	Digital Input/Output reserved for test
44	DIN	I	Serial Data Input
45	DOUT	0	Serial Data Output

Table 1. Pin list (continued)

Note: 1 To obtain published performance, the analog V_{DD} and Digital V_{DD} should be decoupled with respect to Analog Ground and Digital Ground, respectively. The decoupling is intended to isolate digital noise from the analog section; decoupling capacitors should be as close as possible to the respective analog and digital supply pins.

All the ground pins must be tied together. In the following section, the ground and supply pins are referred to as GND and $V_{\rm DD}$, respectively.

1.1 Pin description

1.1.1 Power Supply (5 pins)

Analog V_{DD} Supply (AV_{DD})

This pin is the positive analog power supply voltage for the DAC and the ADC section.

It is not internally connected to digital V_{DD} supply (DV_{DD}).

In any case the voltage on this pin must be higher or equal to the voltage of the Digital power supply (DV_{DD}).

Digital VDD Supply (DVDD)

This pin is the positive digital power supply for DAC and ADC digital internal circuitry.

Analog Ground (AGND1, AGND2)

These pins are the ground return of the analog DAC (ADC) section.

Digital Ground (DGND)

This pin is the ground for DAC and ADC internal digital circuitry.

1.1.2 Host interface (10 pins)

Data In (DIN)

In Data Mode, the data word is the input of the DAC channel. In software, the data word is followed by the control register word.

Data Out (DOUT)

In Data Mode, the data word is the ADC conversion result. In software, the data word is followed by the register read.

Frame Synchronization (FS)

In master mode, the frame synchronization signal is used to indicate that the device is ready to send and receive data. The data transfer begins on the falling edge of the frame-sync signal. The framesync is generated internally and goes low on the rising edge of SCLK in master mode. In slave mode the frame is generated externally.

Serial Bit Clock (SCLK)

SCLK clocks the digital data into DIN and out of DOUT during the frame synchronization interval. The Serial bit clock is generated internally.

Reset Function (RESET)

The reset function is to initialize the internal counters and control register. A minimum low pulse of 100ns is required to reset the chip. This reset function initiates the serial data communications. The reset function will initialize all the registers to their default value and will put the device in a pre-programmed state. After a low-going pulse on RESET, the device registers will be initialized to provide an over-sampling ratio equal to 160, the serial interface will be in data mode, the DAC attenuation will be set to infinite, the ADC gain will be set to 0dB, the Differential input mode on the ADC converter will be selected, and the multiplexor will be set on the main inputs IN+ and IN-. After a reset condition, the first frame synchronization corresponds to the primary channel.

Power Down (PWRDWN)

The Power-Down input powers down the entire chip (< 50mW). When \overline{PWRDWN} Pin is taken low, the device powers down such that the existing internally programmed state is maintained. When \overline{PWRDWN} is driven high, full operation resumes after 1ms. If the \overline{PWRDWN} input is not used, it should be tied to V_{DD} .

Hardware Control (HC0, HC1)

These two pins are used for Hardware/Software Control of the device. The data on HC0 and HC1 will be latched on to the device on the rising edge of the Frame Synchronization Pulse. If these two pins are low, Software Control Mode is selected. When in Software Control Mode, the LSB of the 16-bit word will select the Data Mode (LSB = 0) or the Control Mode (LSB = 1). Other combinations of HC0/HC1 are for Hardware Control. These inputs should be tied low if not used.

Master/Slave Control (M/S)

When M/\overline{S} is high, the device is in master mode and Fs is generated internally. When M/\overline{S} is low, the device is in slave mode and Fs must be generated externally.

Master Clock Mode (MCM)

When MCM is high, XTALIN is provided externally and must be equal to 36.864MHz. When MCM is low, XTALIN is provided externally and must be equal to oversampling frequency: Fs x Over (see *Figure 3* and *Section 2.4*).

Timeslot Control (TS)

When TS = 0 the data are assigned to the first 16 bits after falling edge of FS (7546 mode) otherwise the data are bits 17 to 32. The case $M/\overline{S} = 1$ with TS = 1 is reserved for life-test (transmit gain fixed to 0dB).

1.1.3 Clock signals (2 pins)

Depending on MCM value, these pins have different function.

MCM = 1 (XTALIN, XTALOUT)

These pins must be tied to external crystal. For the value of crystal see Section 2.3.

MCM = 0 (MCLK, XTALOUT)

MCLK Pin must be connected to an external clock. XTALOUT is not used.

1.1.4 Analog interface (9 pins)

DAC and ADC Positive Reference Voltage Output (V_{RFFP})

This pin provides the Positive Reference Voltage used by the 16-bit converters. The reference voltage, V_{REF} is the voltage difference between the V_{REFP} and V_{REFN} outputs, and its nominal value is 1.25V. V_{REFP} should be externally decoupled with respect to V_{CM} .

DAC and ADC Negative Reference Voltage Output (V_{REFN})

This pin provides the Negative Reference Voltage used by the 16-bit converters, and should be externally decoupled with respect to V_{CM} .

Common Mode Voltage Output (V_{CM})

This output pin is the common mode voltage (AV_{DD} - AGND)/2. This output must be decoupled with respect to GND.

Non-inverting Smoothing Filter Output(OUT+)

This pin is the non-inverting output of the fully differential analog smoothing filter.

Inverting Smoothing Filter Output (OUT-)

This pin is the inverting output of the fully differential analog smoothing filter. Outputs OUT+ and OUTprovide analog signals with maximum peak-topeak amplitude 2 x VREF, and must be followed by an external two pole smoothing filter. The external filter follows the internal single pole switch capacitor filter. The cutoff frequency of the external filter must be greater

than two times the sampling frequency (FS), so that the combined frequency response of both the internal and external filters is flat in the passband. The attenuator of the last output stage can be programmed to 0dB, 6dB or infinite.

Non-inverting Analog Input (IN+)

This pin is the differential non-inverting ADC input.

Inverting Analog Input (IN-)

This pin is the differential inverting ADC input. These analog inputs (IN+, IN-) are presented to the Sigma-Delta modulator. The analog input peak-topeak differential signal range must be less than 2 x V_{REF} and must be preceded by an external single pole anti-aliasing filter. The cut-off frequency of the filter must be lower than one half the oversampling frequency. These filters should be set as close as possible to the IN+ and IN- pins. The gain of the first stage is programmable (see *Table 4*).

Non-inverting Auxiliary Analog Input (AUX IN+)

This pin is the differential non-inverting auxiliary ADC input. The characteristics are same as the IN+ input.

Inverting Auxiliary Analog Input (AUX IN-)

This pin is the differential inverting auxiliary ADC input. The characteristics are same as the IN- input. The input pair (IN+/IN- or AUX IN+/AUX IN-) are software selectable.




Figure 2. Block diagram

2 Functional description

2.1 Transmit D/A section

The functions included in the Tx D/A section are detailed hereafter. 16-bit 2's complement data format is used in the DAC channel.

2.1.1 Transmit Low Pass Filters

The transmit low pass filter is basically an interpolating filter including a sinx/x correction. It is a combination of Finite Impulse Response filter (FIR) and an Infinite Impulse Response filter (IIR). The digital signal from the serial interface gets interpolated by 2, 3, 4, 5 or 6 x Sampling Frequency (FS) through the IIR filter. The signal is further interpolated by 32 x FS x n (with n equal to 2, 3, 4, 5, 6) through the IIR and FIR filter. The low pass filter is followed by the DAC. The DAC is oversampled at 64, 96, 128, 160, 192 x FS. The oversampling ratio is user selectable.

2.1.2 D/A Converter

The oversampled D/A converter includes a second order digital noise shaper, a one bit D/A converter and a single pole analog low-pass filter. The attenuation of the last output stage can be programmed to 0dB, +6dB or infinite. The cut-off frequency of the single pole switch-capacitor lowpass is:

$$fc_{-3dB} = \frac{OCLK}{2 \cdot \pi \cdot 10}$$

with OCLK = Oversampling Clock frequency.

Continuous-time filtering of the analog differential output is necessary using an off-chip amplifier and a few external passive components. At least 79dB signal to noise plus distortion ratio can obtained in the frequency band of 0.425 x 9.6kHz (with an oversampling ratio equal to 160).

2.2 Receive A/D section

The different functions included in the ADC channel section are described below. 16-bit 2's complement data format is used in the ADC.

2.2.1 A/D Converter

The oversampled A/D converter is based on a second order sigma-delta modulator. To produce excellent common-mode rejection of unwanted signals, the analog signal is processed differentially until it is converted to digital data. Single-ended mode can also be used. The ADC is oversampled at 64, 96, 128, 160 or 192 x FS. The oversampling ratio is user selectable. At least -85dB SNDR can be expected in the 0.425 x 9.6kHz bandwidth with a -6dBr differential input signal and an oversampling ratio equal to 160.

2.2.2 Receive Low Pass Filter

It is a decimation filter. The decimation is performed by two decimation digital filters: one decimation FIR filter and one decimation IIR filter. The purpose of the FIR filter is to decimate 32 times the digital signal coming from the ADC modulator.

The IIR is a cascade of 5 biquads. It provides the low-pass filtering needed to remove the noise remaining above half the sampling frequency. The output of the IIR will be processed by the DSP.

2.3 Clock generator

The master clock, MCLK is provided by the user thanks to a crystal or external clock generator (see *Figure 3*).

The MCLK could be equal to 36.864MHz (MCM = 1). In that case thanks to the divider M x Q, the STLC7550 is able to generate all V.34bis and 56 Kbps sampling frequencies (see *Table 2*).

When MCM = 0, the MCLK must be equal to the oversampling frequency: Fs x OVER (7546 mode). The ADC and DAC are oversampled at the OCLK frequency. OCLK is equal to the shift clock used in the serial interface.

The MCLK frequency should be:

MCLK = K x Sampling frequency

Combination of M, Q and oversampling ratios allows to generate several sampling frequencies.


Recommended values for classical modem applications are as follow:

Table 2. Sampling Frequencies Generation

	F (kHz)		FQ = 36.864MHz ⁽¹⁾		FQ = 18.432MHz			FQ = 9.216MHz		
	r (KIIZ)	М	Q	over	М	Q	over	М	Q	over
	16.00	3	6	128	2	4.5	128	1	6	96
	13.96	3	5.5	160	Q.	-	-	-	-	-
	13.71	3	7	128	1	7	192	1	7	96
	12.80	3	6	160	2	4.5	160	1	4.5	160
	12.00	3	8	128	2	6	128	1	6	128
	11.82	3	6.5	160	-	-	-	-	-	-
	10.97	3	7	160	-	-	-	-	-	-
	10.47	4	5.5	160	2	5.5	160	1	5.5	160
7/6	10.29	4	7	128	2	7	128	1	7	128
00501	9.60	4	6	160	2	6	160	1	6	160
Up2	9.00	4	8	128	2	8	128	1	8	128
	8.86	4	6.5	160	2	6.5	160	1	6.5	160
	8.23	4	7	160	2	7	160	1	7	160
	8.00	4	6	192	2	6	192	1	6	192
	7.20	4	8	160	2	8	160	1	8	160

Note: 1 Recommended value.

Figure 3. **Clock Block Diagram**



2.4 **Modes of operation**

Thanks to MCM and M/S programmation pins we can get the following configuration.


Configuration 1 : MCM = 1, $M/\overline{S} = 1$

The STLC7550 is in master mode and we have :

 $Fs = XTAL IN / (M \times Q \times OVER)$

Fs and SCLK are output pins.

Figure 4. Configuration 1



Configuration 2 : MCM = 1, $M/\overline{S} = 0$

The STLC7550 is in slave mode. SCLK is provided by the STLC7550, the processor generates the Fs and controls the phase of the sampling frequency. Fs must be the result of a division of a number of cycles of SLCK (Fs = SCLK % OVER).

Configuration 3 : MCM = 0, $M/\overline{S} = 1$

The STLC7550 is in master mode and the processor provides the XTAL IN = MCLK = OCLK. The STLC7550 generates the Fs from OCLK. In this mode the configuration 3 is equivalent to the STLC7546 mode.

Configuration 4 : MCM = 0, $M/\overline{S} = 0$

The STLC7550 is in slave mode. The configuration 4 is equivalent to configuration 3 but the Fs is generated and phase controlled by the processor.

Figure 5. Configuration 2






Figure 6. Configuration 3 (7546 mode)



Configuration 5: MCM = 1, $M/\overline{S} = 1$ (master codec) MCM = 0, $M/\overline{S} = 0$ (slave codec) This is dual codec application. The master codec has his data in timeslot 0 and the slave codec has his data in timeslot 1 thanks to the programmation of TS.

Figure 7. Configuration 4



 $f_0 = 36.864MHz$ PROCESSOR XTALIN **BCLK** SCLK M/S FS FS MCM DO DIN - GND DI DOUT TS STLC7550 HC1 HC0 HC1 XTAKIN TS FS MCM GND DIN DOUT STLC7550

Figure 8. Configuration 5

2.5 Host interface

The Host interface consist of the shift clock, the frame synchronization signal, the ADCchannel data output, and the DAC-channel data input.

Two modes of serial transfer are available:

- First: Software mode for 15-bit transmit data transfer and 16-bit receive data transfer
- Second : hardware mode for 16-bit data transfer.

Both modes are selected by the Hardware Control pins (HC0, HC1).

The data to the device, input/output are MSB-first in 2's complement format (see Table 3).

When Control Mode is selected, the device will internally generate an additional Frame Synchronization Pulse (Secondary Frame Synchronization Pulse) at the midpoint of the original Frame Period. If the device is in slave mode the additional frame sync (secondary frame sync pulse) must be generated by the processor. The Original Frame Synchronization Pulse will also be referred to as the Primary Frame Synchronization Pulse.

Table 3. Mode selection

HC1	НС0	LSB	Useful Data	Secondary FSYNC	Description
0	0	0	15bits	No	Software Mode for Data Transfer only.
0	0	1	15bits (+16bits reg.)	Yes	Software Mode for Data Transfer + Control Register Transfer.

Table 3. Mode selection (continued)

HC1	HC0	LSB	Useful Data	Secondary FSYNC	Description
0	1	Х	16bits	No	Hardware Mode for Data Transfer only.
1	Х	Х	16bits (+16bits reg.)	Yes	Hardware Mode for Data Transfer + Control Register Transfer.

Figure 9. Data Mode





Figure 10. Mixed Mode



2.6 Control register

This section defines the control and device status information. The register programming occurs only during Secondary Frame Synchronization. After a reset condition, the device is always in data mode.

Table 4. Bits Assignment

Bits	Name	Function	Reset Value
0	-	-	0
1	D1	Aux/Main Input	0
2	D2	Receive Gain	0

Table 4. **Bits Assignment (continued)**

Bits	Name	Reset Value			
3	D3	Oversampling bit 0	0		
4	D4	Oversampling bit 1	0		
5	D5	Oversampling bit 2	0		
6	D6	Attenuator transmit bit 0	0		
7	D7	Attenuator transmit bit1	0		
8	М	M Divider	1		
9	Q0	Q0 Divider	1		
10	Q1	Q1 Q1 Divider			
11	Q2	2 Q2 Divider			
12	T0	M Divider and Test mode bit 0			
13	T1	M Divider and Test mode bit 1	0		
14	TEST2	Test mode bit 2	0		
15	TEST3	Test mode bit 3	0		
Table 5.	Aux/Main	input			
D1		Function			
0	Main Receive Input				
1	Auxiliary Receive Input				
Table 6.	Table 6. Receive Gain				

Table 5. **Aux/Main Input**

D1	Function		
0	Main Receive Input		
1	Auxiliary Receive Input		

Table 6. **Receive Gain**

D2	Function				
DIFFEREN	DIFFERENTIAL INPUT				
0	0dB gain (commun mode fixed)				
1	+6dB gain (commun mode non-fixed)				
SINGLE EI	NDED (one input used, other at V_{CM})				
0	-6dB gain (see Note 1)				
1	0dB gain				

Not recommended case. Performances could be reduced.

Oversampling Ratio Table 7.

D5	D4	D3	Function
0	0	0	160
0	0	1	192
0	1	0	Reserved
0	1	1	Reserved

Oversampling Ratio (continued) Table 7.

D5	D4	D3	Function
1	0	0	Reserved
1	0	1	64
1	1	0	96
1	1	1	128

Table 8. **Transmit Attenuation**

D7	D6	Function
0	0	Infinite
0	1	Reserved
1	0	-6dB
1	1	0dB

Table 9. **Q Divider Clock Generator**

D11	D10	D9	Function
0	0	0	Q divider = 5
0	0	1	Q divider = 6
0	1	0	Q divider = 7
0	1	1	Q divider = 8
1	0	0	Q divider = 4.5
1	0	1	Q divider = 5.5
1	1	0	Q divider = 6.5
1	1	1	Q divider = 7.5

Table 10. M Divider Clock Generator

	D13	D12	D8	Function
	0	0	0	M divider = 3
	0	0	1	M divider = 4
	0	1	Х	Reserved
	10	0	Х	Reserved
	1	1	0	M divider = 1
. 20.	1	1	1	M divider = 2
Op				
	Table 11.	Reserv	ed Mode	

Table 11. Reserved Mode

D15	D14	Function
Х	Х	Reserved for test

This two bits must be set to 0 for normal operation.

15/24

3 Electrical Specifications

Unless otherwise noted, Electrical Characteristics are specified over the operating range. Typical values are given for $V_{DD} = 3V$, $T_{amb} = 25^{\circ}C$ and for nominal Master clock frequency MCLK = 1.536MHz and oversampling ratio = 160.

3.1 Absolute maximum ratings

Table 12. Absolute Maximum Ratings (referenced to GND)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.3, 7.0	V
V _I ,V _{IN}	Digital or Analog Input Voltage	-0.3, V _{DD} +0.3	V
I _I ,I _{IN}	Digital or Analog Input Current	±1	mA
I _O	Digital Output Current	±20	mA
I _{OUT}	Analog Output Current	±10	mA
T _{oper}	Operating Temperature	0, 70	°C
T _{stg}	Storage Temperature	-40, 125	°C
P _{DMAX}	Maximum Power Dissipation	200	mW
ESD	Electrostatic Discharge	2000	V

3.2 Nominal DC Characteristics

Table 13. Nominal DC Characteristics $(V_{DD} = 3V \pm 5\%, GND = 0V, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified})$

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage Range	2.70	3	5.5	V

POWER SUPPLY AND COMMON MODE VOLTAGE

SINGLE POWE	SINGLE POWER SUPPLY (DV _{DD} = AV _{DD})						
I _{DDA}	Analog Supply Current		6		mA		
I _{DDD}	Digital Supply Current		4		mA		
103	Supply Current in Low Power Mode						
I _{DD} -LP	MCLK Stopped		1	10	μΑ		
	MCLK Running		200				
V _{CM}	Output Common Mode Voltage V _{CM} Output Voltage Load Current (see Note 1)	V _{DD} /2-5%	V _{DD} /2	V _{DD} /2+5%	V		

DIGITAL INTERFACE

V _{IL}	Low Level Input Voltage	-0.3	0.5	٧
V _{IH}	High Level Input Voltage	DV _{DD} -0.5		٧

Table 13. Nominal DC Characteristics (continued) $(V_{DD} = 3V \pm 5\%, GND = 0V, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified})$

Symbol	Parameter	Min.	Тур.	Max.	Unit
l _l	Input Current $V_I = V_{DD}$ or $V_I = GND$	-10	±1	10	μА
V _{OH}	High Level Output Voltage (I _{LOAD} = -600μA)	DV _{DD} -0.5			V
V _{OL}	Low Level Output Voltage (I _{LOAD} = 800μA)			0.3	V

ANALOG INTERFACE

	T				
V _{REF}	Differential Reference Voltage Output $V_{REF} = (V_{REFP} - V_{REFN})$	1.15	1.25	1.35	V
T _{coeff} (V _{REF})	V _{REF} Temperature Coefficient		200		ppm/°C
V _{CMO IN}	Input Common Mode Offset Voltage V _{CMO IN} = [(IN+)+(IN-)]/2 -V _{CM}	-100		100	mV
V _{DIF IN}	Differential Input Voltage : $[(IN+)-(IN-)] \le 2 \times V_{REF}$		2 x V _{REF}		Vpp
V _{OFF IN}	Differential Input DC Offset Voltage	-100		100	mV
V _{CMO OUT}	Output Common Mode Voltage Offset : (OUT+ + OUT-)/2 - V _{CM} (see Note 1)	-20		20	mV
V _{DIF OUT}	Differential Output Voltage : OUT+ - OUT- ≤ 2 x V _{REF}		2 x V _{REF}	200	V
V _{OFF OUT}	Differential Output DC Offset Voltage : (OUT+ -OUT-) (0000x)	-100		100	mV
R _{IN}	Input Resistance IN+, IN- (id. AUX IN)	100			kΩ
R _{OUT}	Output Resistance (OUT+, OUT-)	9.	50		W
R _L	Load Resistance (OUT+, OUT-)	10			kΩ
C _L	Load Capacitance (OUT+, OUT-)			20	pF
V _{ADO OUT}	Output A/D Modulator Voltage Offset: IN+ = IN- = V _{CM}	-1000		+1000	LSB

Note: 1 Device is very sensitive to noise on V_{CM} Pin. V_{CM} output voltage load current must be DC (<10 μ A). in order to drive dynamic load, V_{CM} must be buffered. AC variation in VCM current magnitude decrease A/D and D/A performance.

3.3 Nominal AC Electrical Characteristics

Table 14. Nominal AC Electrical Characteristics (Reference level $V_{IL} = 0.5V$, $V_{IH} = DV_{DD} - 0.5V$, $V_{OL} = 0.3V$, $V_{OH} = DV_{DD} - 0.5V$, $DV_{DD} = 3V$, Output load = 50pF unless otherwise)

 Symbol
 N°
 Parameter
 Min.
 Typ.
 Max.
 Unit

 SERIAL CHANNEL TIMING (see Figure 11 for Parameter numbers)

 1
 SCLK Period
 300
 ns

 2
 SCLK Width Low
 150
 ns

Table 14. Nominal AC Electrical Characteristics (continued)


(Reference level V_{IL} = 0.5V, V_{IH} = DV_{DD} - 0.5V, V_{OL} = 0.3V, V_{OH} = DV_{DD} - 0.5V, DV_{DD} = 3V, Output load = 50pF unless otherwise)

Symbol	N°	Parameter	Min.	Тур.	Max.	Unit
	3	SCLK Width High	150			ns
	4	SCLK Rise Time			10	ns
	5	SCLK Fall Time			10	ns
	6	FS Setup	100			ns
	7	FS Hold	100			ns
	8	DIN Setup	50			ns
	9	DIN Hold	0			ns
	10	DOUT Valid			20	ns
	11	HC0,HC1 Set-up	20			ns
	12		0		50	ns

MASTER CLOCK INTERFACE (MCLK) (MCM = 0)

М	CLK	Master Clock Input	0.92	1.54	2.8	MHz
		Master Clock Duty Cycle	45 55			%

Figure 11. Serial Interface Timing Diagram



3.4 Transmit Characteristics

3.4.1 Performance of the Tx channel

Table 15. Performance of the Tx channel

Typical values are given for $AV_{DD} = 3V$, $T_{amb} = 25^{\circ}C$ and for nominal master clock MCLK = 1.536MHz, differential mode and oversampling ratio = 160. Measurement band = 100Hz to 0.425 x Sampling frequency.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Gabs	Absolute Gain at 1kHz	-0.5	0	0.5	dB
Ripple	Ripple in Band : 0 to 0.425 x FS		±0.2		dB
THD	Total Harmonic Distortion (differential Tx signal : $V_{OUT} = 1.25V_{PP}$ f = 1kHz)	-85	-92		dB
DR	Dynamic Range (f = 1kHz) (measured over the full 0 to FS/2 with a -20dBr output signal and extrapolated to full scale) (see Note 1)		87	. 1	dB
CRxTx	Crosstalk (transmit channel to receive channel)		85		dB

Note: 1 The dynamic range can be measured in bit with : Nbit = $\frac{DR - 1.76}{6.02}$ with DR in dB.

3.4.2 Smoothing filter transfer characteristics

The cut-off frequency of the single pole switch-capacitor low-pass filter following the DAC is:

$$fc_{-3dB} = \frac{n \cdot 32 \cdot FS}{2 \cdot \pi \cdot 10}$$
 with n = 2, 3, 4, 5, 6 (see *Section 2.1.1*).

3.5 Receive Characteristics

3.5.1 Performance of the Rx channel

Table 16. Performance of the Rx channel


Typical values are given for $AV_{DD} = 3V$, $T_{amb} = 25^{\circ}C$ and for nominal master clock MCLK = 1.536MHz, differential mode and oversampling ratio = 160. Measurement band = 100Hz to 0.425 x Sampling frequency.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Gabs	Absolute Gain at 1kHz	-0.5	0	0.5	dB
Ripple	Ripple in Band : 0 to 0.425 x FS		±0.2		dB
THD	Total Harmonic Distortion (differential Tx signal : $V_{OUT} = 1.25VP_{P}$, $f = 1kHz$)	-85	-92		dB
DR	Dynamic Range (f = 1kHz) (measured over the full 0 to FS/2 with a -20dBr output signal and extrapolated to full scale) (see Note 2)		87		dB
CRxTx	Crosstalk (transmit channel to receive channel)		85		dB

Typical application STLC7550

4 Typical application

Figure 12. Line Interface - Differential Duplexor



All capacitor, resistor and impedance values are provided for indication only. These values must be readjusted according to line transformer characteristics and also telecommunication regulations in force in individual countries.

Refer to Application Note AN930 for more detailed information. Contact your local representative.

5 Definition and Terminology

Data Transfer Interval The time during which data is transfered from Doutand to

DIN. This interval is 16 shift clocks provides by the chip.

Signal Data This refers to the input signal and all the converted

representations through the ADC channel and the DAC

channel.

Data Mode This refers to the data transfer. Since the device is

synchronous, the signal data words from the ADC channel

and to the DAC channel occur simultaneously.

Control Mode This refers to the digital control data transfer into DIN and

the register read data from Dout. The control mode interval

occurs when requested by hardware or software.

Frame Sync. Frame sync refers only to the falling edge of the signal which

initiates the data transfer interval. The primary frame sync starts the Data Mode and the secondary frame sync starts

the Control Mode.

Frame Sync and Sampling

Period

The time between falling edges of successive primary frame

sync signals.

ADC Channel This term refers to all signal processing circuits between the

analog input and the digital conversion result at Dout.

DAC Channel This term refers to all signal processing circuits between the

digital data word applied to Dinand the differential output

analog signal available at OUT+ and OUT-pins.

OverSampling Ratio This term refer to the ratio between the master clock MCLK

corresponding to the oversampling frequency and the

sampling frequency FS.

Resolution The number of bits in the input words to the DAC, and the

output words in the ADC.

Dynamic Range The S/(N+D) with a 1kHz, -20dBr input signal and

extrapolated to full scale. Use of a small input signal reduces

the harmonic distortion components of the noise to insignificance. Units in dB or in Nbitas explained before.

Signal-to-

(Noise+Distortion)

S/(THD+N) is the ratio of the rms of the input signal to the

rms of all other spectral components within the

measurement bandwidth (0.425 x Sampling Frequency).

Units in dB.

Crosstalk The amount of 1kHz signal present on the output of the

grounded input channel with 1kHz 0dB signal present on the

other channel. Units in dB.

Power Supply Rejection

Ratio

PSRR. The amount of 1kHz signal present on the output of

the grounded input channel with 1kHz 200mVppsignal


present on the power supply.

Package information STLC7550

6 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 13. TQFP48 (7 x 7 x 1.4mm) Mechanical Data & Package Dimensions



STLC7550 Revision history

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
14-Jan-2004	8	Initial release.
06-Feb-2006	9	Removed the TQFP44 package and the respective ordering part number. Inserted the new part number E-STLC7550TQF7 (ECOPACK).

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST. ST PRODUCTS ARE NOT DESIGNED. AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

24/24 Rev 9

