

AD9125 Evaluation Board Quick Start Guide

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

Getting Started with the AD9125-EBZ Evaluation Board

WHAT'S IN THE BOX AD9125-EBZ Evaluation Board Evaluation Board CD Mini-USB Cable **RECOMMENDED EQUIPMENT**

Sinusoidal Clock Source (at least 1.0 GHz) Sinusoidal Clock Source (for modulator LO) Spectrum Analyzer DC Power Supply Digital Pattern Generator Series 2 or 3 (DPG)

INTRODUCTION

The AD9125 Evaluation Board connects to the Analog Devices Digital Pattern Generator (DPG) to allow for quick evaluation of the AD9125. Control of the SPI port in the AD9125 is available through USB with accompanying PC software.

To ease the subsystem evaluation, a clock distribution chip (AD9516) and a quadrature modulator are also designed into this evaluation board.

SOFTWARE

The AD9125 Evaluation Board is designed to receive data from a Data Patten Generator (DPG). The DAC Software Suite, plus the AD9125 Update, is required for evaluation. The DAC Software Suite is included on the Evaluation Board CD, or can be downloaded from the DPG web site at http://www.analog.com/dpg. This will install DPGDownloader (for loading vectors into the DPG) and the AD9125 SPI Controller application. The AD9125 Evaluation Board DPGDownloader software has an easy-to-use legacy graphical user interface (GUI), but ACE, a newer evaluation software from ADI, is the preferred evaluation software. ACE can be downloaded from the ACE website at https://wiki.analog.com/resources/tools-software/ace. The ACE plug-in for the evaluation board is available for download on the AD9125 eval webpage in the software section at http://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/EVAL-AD9125.html#eb-overview.

HARDWARE SETUP

Connect a +5V DC power supply to the banana jacks (P5 and P6). A clock source should be connected to the SMA jack labeled J1 (CLKIN) and should be set to 500 MHz and 3 dBm. A second clock source should be connected to the SMA jack labeled J9 (LO_IN). This source should be set to 1.8 GHz and 0 dBm. The AD9516 buffers this clock and distributes clock signals with proper frequencies to the AD9125 and the DPG. In order to monitor the AD9125 outputs, a spectrum analyzer should be connected to the SMA jack labeled J3 (DAC1_P) for I channel DAC, J8 (DAC2_P) for Q channel DAC, or J6 (MOD_OUT) for the quadrature modulator output. The DPG connector labeled XP2 USB on the lower left side of the board. Note that the PC software needs to be installed before connecting the USB cable to your computer.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patients or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

JUMPER CONFIGURATIONS

There are 7 pin jumpers and 13 solder jumpers on the evaluation board. The pin jumpers are corresponding to the 6 supplies, i.e., AVDD3.3, DVDD1.8, CVDD1.8 and etc, on the board. They serve as 'switches' that determine if the LDOs on board or external supplies are used for each individual supply. Most of the pin jumpers, except JP1, are 2 pin jumpers. They are shunted by default,

which means on board LDOs are used. When an external supply is necessary, pull off the shunt from the corresponding supply and connect the external supply to the SMA jack close to the jumper. JP1 should be left in the default configuration.

Solder jumpers JP4, 5, 6, and 17 determine whether the DAC outputs go to the SMA connectors or to the modulator inputs. When direct DAC outputs are to be monitored, JP4, 5, 6, and 17 should be configured as what Figure 1 shows. When the modulator output is to be measured, they should be configured as what Figure 2 shows.




Figure 1: DAC Output Configuration

Figure 2: Modulator Output Configuration

The solder jumper on the left side of C139 determines whether the ref/sync clock of the AD9125 is from the AD9516 or an external source through the SMA jack J14 (AD9125_REF_CLKIN). When the AD9516 is used for the clock source, the jumper should be configured so that the center pad is connected to the top pad. When an external source is used, the center pad should be connected to the bottom pad.

Other solder jumpers should be left in the default configuration.

GETTING STARTED – SINGLE TONE TEST

It is suggested that the basic set-up is verified before making any modifications to the evaluation board. This can be done with either ACE, the preferred evaluation software, or the SPI GUI. Use the modulator output jumper configuration for the single tone test. Other configuration outputs are also in the "Results" section.



ACE Evaluation Software

Open ACE from the start window. It can be found by following the file path to the program or by searching in the windows search bar for "ACE." The 🔎 icon indicates the ACE software.

If the board is connected properly, ACE will detect it and display it on the Start page under "Attached Hardware." Double click this board. Ensure that the 🚾 button is green in the subsystem image under the "System" tab. If not, click it, select the AD9125, and click "Acquire." Double click on the subsystem image.

| 🗰 (Untitled Session) - Analysis Control Evaluation 1.6.88.0 | | (Untitled Session) - Analysis Control Evaluation 1.6.88.0 |
|---|--|---|
| Ulufitided Session) - Analysis [Control Evaluation 1.6.88.0 File View Tools Help Start * Start * Start * Start * AD9125-M537x-E8Z * AD9125 * AD9125 I New Session Open Session:: frompython Mode85 JESDmode0.2x-8x 368p64MH:Ref Duallink fromACE Mode86 JESDmode0.2x-8x 368p64MH:Ref SingleLink fromACE Mode86 JESDmode0.2x-8x 368p64MH:Ref SingleL | Image: Second Secon | Image: Control Evaluation 1.6.88.0 File View Tools Help Start × System × Start × System × AD9125-M537x-EBZ × AD9125 × AD9125 Memory Map × Subsystem_1 AD9125-M537x-EBZ Product Evaluation |
| | * | ÷ |

Figure 2: Detected AD9125 in ACE

Figure 4: AD9125 Subsystem

To the left of the board diagram, click "Modify" under "Initial Configuration Summary" to edit the DAC and PLL setup of the board. In some cases, the "Initial Configuration" page will already be shown.




Figure 5


Alter the inputs to match Figure 6. Click "Apply." ©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00000-0-1/07(A)



| INITIAL CONFIGURATION | | | | | | | |
|---------------------------|-----------------------------------|--|--|--|--|--|--|
| Restore Software Defaults | | | | | | | |
| AD9122 DAC Set | up 🔺 | | | | | | |
| DAC Frequency: | 500 MHz | | | | | | |
| Interpolation: | 2 🔹 | | | | | | |
| Data Bus Width: | Word Mode 🔹 | | | | | | |
| Data Rate: | 250 MHz | | | | | | |
| DCI Frequency: | 250 MHz | | | | | | |
| Data Format: | Twos complement 👻 | | | | | | |
| AD9122 PLL Setu | ıb ا | | | | | | |
| Enable PLL clock | : | | | | | | |
| PLL Mode: | Manual Mode 👻 | | | | | | |
| VCO Band Select | tion: | | | | | | |
| Reference Clock: | 125 MHz | | | | | | |
| PLL Reference CI | ock Divider: FDACCLK/fREFCLK = 4, | | | | | | |
| PLL VCO Divider | FVCO/fDACCLK = 4. | | | | | | |
| ſ | Summary Apply | | | | | | |



Double click on the dark blue AD9125 on the board diagram. Ensure that the settings of the AD9125 match with Figure 7 and click "Apply Changes."





Open the DPG Downloader software. The 'DCO frequency' shown should be 250MHz. (Due to the resolution of the DPG frequency counter, the measured frequency could be a little off). In the 'evaluation board' drop down menu, the selection should be shown as 'AD9125'. This selection is automatically done when you plug the USB cable into the evaluation board.

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00000-0-1/07(A)



Quick Start Guide

AD9125-EBZ

| DPGDownloader | - | The children Parts of | - | × |
|---|-----------------------|---|----------------------|--------|
| File Help | | | | |
| 🚰 Add Data File 🔻 🐺 Add Generated Wav | eform 👻 🗙 Rem | iove Selected 🙀 Remove All | 🖂 Graph Selected | Vecto |
| Data Rate: 250.000 | MHz 🚔 DAC Reso | olution: 16 to Record Length: 16384 to Offset: 0 to | | |
| 2 Desired Frequency: 31.000 | MHz 🚔 Amplitude: | 0.0 to dB (Full Scale) Relative Phase: 0.0 to o | | |
| Calculated Frequency: 30.9 | 91 MHz Cycles: | 2031 Unsigned Data 🔲 Allow even cycle count 📝 Generate Complex Data (I & Q) | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| DPG3 Unit 1 | | | | |
| Evaluation Board: AD9125 - | I Data Vector: | 21: Single Tone - 30.991 MHz; 0.0 dB; 0.0° (In-Phase) | • | Filter |
| Port Configuration: LVCMOS-1.8V (DCO) - | Q Data Vector: | 2Q: Single Tone - 30.991 MHz; 0.0 dB; 0.0° (Quadrature) | | Tool |
| Configuration Progress: | | | | |
| Configuration Version: 2.0.0.63 12/5/2012 | | | | |
| Multi-DPG Sync: Single | Play Mode: | Loop Count: 1 Data Width: 16-bits (Word) | • bro or | |
| Hide disconnected Evaluation Boards | Start Offset: | D | CO Frequency: 250.00 | |
| Advanced/Debug View Memory | Download Progress: | AD9125 SPI | 💽 🕨 🗈 | |
| | | | | |
| 4 | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Figure 8

Select 'Single Tone' in the 'Add Generated Waveform' drop down menu in the DPG2 Downloader. Set the sample rate to 250MHz and the desired frequency to 31MHz. Check the box of 'Generate Complex Data (I&Q)'. Pick the generated waveforms in the 'I Data Vector' and 'Q Data Vector'. Click Download (a) and Play (b). This results in a single-tone at the DAC output centered at 31MHz. The current on the 5V supply should be approximately 700mA with JP11 open (modulator supply off).

The resulting spectrum is in Figure 10 in the "Results" section.

SPI Software

This setup configures the AD9125 to generate a sine wave by using the DPG as a data source. This allows the user to measure the singletone AC performance at the DAC output. Install the software as described in the *Software* section, and connect all the required cables as described in the *Hardware Setup* section. Turn on the power supply.

For this setup, the clock source is set to generate a 500MHz tone at 3dBm. Using 2x interpolation and word mode, the data clock should be 250MHz. Jumpers JP4, 5, 6, and 17 should be set to their DAC output position. Open the AD9125 customer SPI software and go to the 2nd tab (data clock). Set the interpolation rate to 2X. Hit 'run' button. This will set the part to 2x interpolation mode and configure the clock going into the DPG to half of the DAC rate.

In DPG Downloader software, the 'DCO frequency' shown should be 250MHz. (Due to the resolution of the DPG frequency counter, the measured frequency could be a little off). In the 'evaluation board' drop down menu, the selection should be shown as 'AD9125'. This selection is automatically done when you plug the USB cable into the evaluation board.

Select 'Single Tone' in the 'Add Generated Waveform' drop down menu in the DPG2 Downloader. Set the sample rate to 250MHz and the desired frequency to 31MHz. Check the box of 'Generate Complex Data (I&Q)'. Pick the generated waveforms in the 'I Data Vector' and 'Q Data Vector'. Click Download (2) and Play (2). This results in a single-tone at the DAC output centered at 31MHz. The current on the 5V supply should be approximately 700mA with JP11 open (modulator supply off).



Results

The final result of this setup should be a clean 31 MHz tone as shown below. To best verify results, match the settings of the spectrum analyzer to those shown in Figure 10.

| RL | RF 50Ω AC | | ENSE:EXT | ALIGN AUTO | | 03:24:10 PM Jun 14, 20 |
|-----------------------|--------------------|-------------|---------------------------------|----------------------------------|------------|---|
| | .000000 MHz | PNO: Fast 🖵 | Trig: Free Run #Atten: 16 dB | Avg Type: Log- Avg Hold:>100/ | Pwr | TRACE 1 2 3 4 5 TYPE A WAWA DET P N N N N |
| dB/div | Ref 5.00 dBm | | | | Mkr1 | 1.800 0 GH -45.725 dB |
| g | | | | | | |
| 00 | | | | | | |
| .0 | | | | | | |
| .0 | | | | | | |
| | | | | | | |
| .0 | | | 1 | | | |
| .0 | | | | | | |
| .0 | | | | | | |
| o | | | | | | |
| | | | | | | |
| .0 | | | | | | |
| .0 | | | | | | |
| enter 1.8 tes BW 3 | 0000 GHz 30 kHz | VBW | 30 kHz | | Sweep 2.73 | Span 100.0 Mi 33 ms (1001 pi |
| | | | | I STATUS | | |

Figure 10

Using the DAC output jumper configuration, along with the same ACE and DPGDownloader setups, the resulting spectrum out of J3 is in Figure ____ and the resulting spectrum of J8 is in Figure ____.



APPENDIX A: SPI CONTROLLER

The SPI Controller application is split into several tabs. These tabs group related functions. Several of the functions provided by the SPI Controller are described here, as they relate to the evaluation board. For complete descriptions of each register, refer to the AD9125 datasheet. In the interest of continuous quality improvements, the images below may not exactly match your version of the software.


Running the SPI Controller

When the *Run* button is clicked, the SPI controller will run once. It will both write and read from the AD9122/AD9125 and setup the clock chip (AD9516) on the evaluation board. The *Run Forever* control will setup both the AD9122/AD9125 and AD9516. This mode of operation will continue to read from the chip and will update the SPI when any of the controls change. The *Force Write* and *Read Only* controls force the controller to write all the controls to the evaluation board or only read from the SPI port.



Data Clock Control

This section, shown in Figure 2, provides control over the Interpolation Rate and Course Modulation. Once the controller is executed, the *Modulation Description* field will return a summary of control. If an improper selection is made, the field will return 'Invalid.' The *DATAFMT* field selects the number format of the incoming data, between unsigned (Binary) and signed (2's compliment). The *QFirst* control selects which DAC receives data first from the interleaved bus. For use with the DPG2, this should always be set to *IQ Pairs*. The *Interface* Mode selects how wide the data bus will be. This setting will need to match the setting in the DPG AD9125 panel for proper operation with the DPG2.



NCO Control

This tab controls the Fine Modulation within the AD9122/AD9125. The top portion of this tab helps the user easily control the frequency shift. It will calculate the NCO Frequency using Data Frequency entered by the user. The NCO can shift the signal by at most +/- fnco/2. An indicator also displays the frequency shift from the course modulation on the previous tab. The total shift will be the sum of the course and fine modulations. To manually enter the Frequency Tuning Word (FTW), the Enable Advanced Control will bypass the calculations on the top of the page.

PLL Control

The AD9122/AD9125 has an on-chip PLL. When *PLL_ENABLE* is turned on, the chip will automatically select the appropriate band using the Divder1 and Divider0 values. This tab provides the calculation for the DAC Freq and VCO Freq based on the Reference Clock and the value of the dividers. The VCO Frequency must be between 1 and 2 GHz for proper operation. The auto-band select can be

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00000-0-1/07(A)



bypassed by enabling *PLL MANUAL* and entering a band in PLL Band Select. Divider1 and Divider0 must still be chosen appropriately in this mode of operation.

Interrupts

This tab provides a visual indication of the state of each interrupt. Enabling the button to the left of each interrupt with enable the interrupt. A green indicator to the right of the button will light when the interrupt is asserted. Once asserted, the interrupt can be acknowledged by pressing the *Clear* button.

Main DAC Control

This tab controls the two main DACs in the AD9122/AD9125. The Full-Scale Current of each DAC can be set with the *I DAC Gain* and *Q DAC Gain* controls. The *I Sleep* and *Q Sleep* controls put their respective DAC into a low-power sleep state. When the AD9122/AD9125 is used with a modulator, the *Phase Compensation/DC* Offset controls can be used to correct any mismatches between the two DACs.

AUX DAC Control

As with the main DACs, the full-scale current of the auxiliary DACs can be set over the SPI port. Each DAC can also be powered down.

Sampling Error Detection

The Sampling Error Detection (SED) checks the data inputs. An 8-byte signature is handed to the AD9122/AD9125. The controller can automatically generate and load the vectors using the DPG2 device. Indicators display the result of the comparison between the input data and the expected signature.

SPI Map

The SPI Map tab provides an overview of all the settings currently written to the part. The individual register values are indicated graphically (with red and green boxes) and numerically. The numeric results can be used in whatever system the AD9122/AD9125 connects to, to duplicate the current settings in the end system.

AD9516 Control

The evaluation board contains its own clock chip. The AD9516 has an optional on-chip PLL. The top half of the control tab helps the user select the appropriate control values for the PLL controller. If the PLL is bypassed, the DAC Clock has the same frequency as the input to the AD9516. Two additional clocks, Ref Clk and DCO Clk, are generated based off of the DAC Clock. The DCO Clock controlling the data frequency can be synced with the interpolation rate on the Data Clock Control tab. If this is enabled, changing the interpolation rate will automatically update the AD9516 to have the appropriate DCO Clock Divider Ratio.

Save and Load

The SPI controller has options to save and load all the control registers. The save takes place after the controller is run once and the load happens before any of the read or writes to the evaluation board.

APPENDIX B - ACE SOFTWARE FEATURES

The ACE software is organized to allow the user to evaluate and control the AD9125A evaluation board. The "Initial Configuration" wizard (Figure 6) controls the DAC and PLL setups. Block diagram views of the board (Figure 5) and chip (Figure 7) contain elements that can be used to vary parameters like ref current and data format. These parameters can be changed using check boxes, drop down menus, and input boxes. Some parameters do not have settings shown in the diagram. Double click on the parameter to view the available settings.







Figure 33: NCO settings for the AD9125

In addition, some parameters can be enabled or disabled. This feature is evident by the color of the block parameter. For example, if the block parameter is dark blue, the parameter is enabled. If it is light grey, it is disabled. To enable or disable a parameter, click on it.



More direct changes to registers and bit fields can be made in the memory map, which is linked from the chip block diagram (Figure 7) through the "Proceed to Memory Map" button. In this view, names, addresses, and data can be manually altered by the user.

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00000-0-1/07(A)



| Select View A Registers | | | | | | | | | | | | | | | |
|---|---|-----------------------------------|---|------|------------------------|------------|-----|---|---|---|---|---|---|---|----------|
| Registers Bit Fields | | +/- Address (Hex) Name Data (Hex) | | | | Data (Hex) | Dat | | | | | | | | |
| | | | + | 0000 | Comm | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ٠ |
| Segister Maps Filter | | | + | 0001 | Power_control | 10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | |
| Sunctional Groups Filter | | | + | 0003 | Data_format | 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Sit Field Search | | | + | 0004 | Interrupt_enable1 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | = |
| Search Bit Fields Clear | | | + | 0005 | Interrupt_enable2 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Results: | | | + | 0006 | Event_flag1 | 48 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | |
| 0x0000: Reset 0x0000: LSB_FIRST | | | + | 0007 | Event_flag2 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
| 0x0000: SDIO 0x0001: Power_down_aux_ADC | | | + | 0008 | Clock_receiver_control | ЗF | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 0x0001: Power_down_data_receiver 0x0001: Power_down_Q_DAC | | | + | 000A | PLL_control1 | 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0001: Power_down_I_DAC 0x0003: Data_Bus_Width | | | + | 000C | PLL_control2 | D1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | |
| 0x0003: MSB_swap 0x0003: Q data first | | | + | 000D | PLL_control3 | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | |
| 0x0003: Binary_data_format 0x0004: Enable FIFO Warning 2 | | | + | 000E | PLL_status1 | 86 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | |
| 0x0004: Enable_FIFO_Warning_1 0x0004: Enable_sync_signal_locked | | | + | 000F | PLL_status2 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0004: Enable_sync_signal_locked 0x0004: Enable_sync_signal_lost 0x0004: Enable_PLL_locked | | | + | 0010 | Sync_control1 | 48 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | |
| 0x0004: Enable_PLL_lock_lost 0x0005: Enable_SED compare fail | | | + | 0011 | Sync_control2 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0005: Enable_SED_compare_fail 0x0005: Enable_AED_compare_fail 0x0005: Enable_AED_compare_pass | | | + | 0012 | Sync_status1 | 05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | |
| 0x0006: FIFO_Warning_2 | | | ÷ | 0013 | Sync_status2 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0006: FIFO_Warning_1 0x0006: Sync_signal_locked | | | + | 0015 | Data_receiver_status | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0006: Sync_signal_lost 0x0006: PLL_Interupt_locked | | | + | 0016 | DCI_delay | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0x0006: PLL_lock_lost 0x0007: SED_compare_fail | - | | + | 0017 | FIFO_control | 04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | |
| 0v0007: AED compare fail | _ | | | | | | | _ | _ | _ | | | | | T |

Figure 56: Bench Set-Up

ACE also contains the Macro Tool, which can be used to record register reads and writes. This is executed in the memory map view or with the initialization wizard. To use, check the "Record Sub-Commands" checkbox and press the record button. Changes in the memory map, which are bolded until they are applied to the part, are recorded as UI commands by the macro tool once the changes are made. Changed register write commands for the controls are also recorded. Hit "Apply Changes" to execute the commands and make changes in the memory map. To stop recording, click the "Stop Recording" button. A macro tool page with the command steps will be created. The macro can be saved using the "Save Macro" button so that it may be loaded for future use.




Figure 67: Macro tool in ACE. The "Stop Recording," "Record," and "Save Macro" commands are located at the top of the macro tool

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00000-0-1/07(A)



Quick Start Guide

The raw macro file will be saved using ACE syntax, which is not easily readable. To remedy this, the ACE software download includes the Macro to Hex Conversion Tool. The user can choose to include or exclude register write, reads, and/or comments in the conversion. The file pathways for the source and save paths should be the same, except that one should be an .acemacro file and the other should be a .txt file. The "Convert" button converts and opens the converted text file, which is easier to read. The conversion tool can also convert back to an .acemacro file if desired.

| ACE Macro/Hex Converter | AD9122_test.txt - Notepad |
|---|--|
| File Help | File Edit Format View Help # Analog Devices, Inc. evaluation macro file |
| Macro Hex Converter | <pre># Analog Devices. Inc. evaluation macro file w 1</pre> |
| Source Path: Source Type: Macro - Save Path: Include Options | R A R C R D R D R 10 R 10 R 10 R 11 R 12 R 13 R 13 R 13 R 13 R 13 R 13 R 13 R 13 R 13 R 15 R 15 |
| Read Write Comments | R 16 R 17 P 18 |
| Context Select Context AD9122 | R 19 R 18 R 1C R 1C R 30 R 30 R 31 R 31 R 31 |
| Convert | R 10 R 11 R 13 R 13 R 13 R 13 R 14 R 15 R 17 R 16 R 16 R 10 R 10 |

Figure 78: Conversion set-up for macro to hex

Figure 19: Converted text file

For more information about ACE and its features, visit https://wiki.analog.com/resources/tools-software/ace.