

AD9739A-EBZ Quick Start Guide

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

Getting Started with the AD9739A-EBZ Evaluation Board

WHAT'S IN THE BOX AD9737A or AD9739A-EBZ Evaluation Board Evaluation Board CD Mini-USB Cable

RECOMMENDED EQUIPMENT

Low Phase Noise Sinusoidal Signal Generator or ADF4350 Evaluation Board Spectrum Analyzer Data Pattern Generator Series 2 (DPG2)

INTRODUCTION

The purpose of this document is to get the AD9737A or AD9739A evaluation board up and running as quickly as possible and provide guidance on how to optimize the controllers in the part to get the optimal performance out of the AD9737A/AD9739A.

SOFTWARE

The AD9737A/AD9739A-EBZ are designed to receive data from a DPG2. The DAC Software Suite, plus the AD9737A/AD9739A Update, is required for evaluation. The DAC Software Suite is included on the Evaluation Board CD, or can be downloaded from the DPG web site at http://www.analog.com/dpg. This will install DPGDownloader (for loading vectors into the DPG2) and the AD9737A or AD9739A SPI application.

HARDWARE SETUP

To operate the board, a power supply capable of +5vdc, 2A should be connected to J17. A spectrum analyzer or an oscilloscope to view the DAC output should be connected to J1. The diagram in Figure 1 shows the location of each connection. A low jitter (< 0.5psec RMS) sine or square wave clock source should be connected to J3. The DC level of the clock is unimportant since the clock is AC-coupled on the evaluation board before the CLKP/N inputs. The included USB cable should be used to connect the Evaluation Board to a PC. Note that the software described above should be installed before connecting the USB cable.





Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2010 Analog Devices, Inc. All rights reserved.

GETTING STARTED

This quick-start will setup a single-tone output from the AD9737A/AD9739A to provide a brief introduction to the part, as well as a basic functionality test. To begin, open the AD9737A/AD9739A SPI application (Start > Programs > Analog Devices > AD9737A/AD9739A-EBZ > AD9737A/AD9739A SPI). Connect a +5Vdc power supply to J17, and connect a 2GHz, 0dBm clock to J3.

Enable Mu Controller

In order to optimize and lock the Mu Controller, it is only necessary to have the DAC clock running (no data needs to be presented). Click the MU_ENA button in the MU Controller section of the SPI application, as shown in Figure 2. Then run the SPI application by clicking on the Run button () in the upper left of the screen.





Open DPGDownloader (Start > Programs > Analog Devices > DPG > DPGDownloader). Ensure that "AD9737A/AD9739A" is selected in the *Evaluation Board* drop-down list. For this evaluation board, "LVDS" is the only valid *Port Configuration*, and will be selected automatically. The *Data Clock Frequency* display should read approximately 500MHz.

File Help Add Data File Add Generated Waveform Remove Selected Remove All Image: Comparison of the selected Vectors Cable Infrastructure DC Noise Generator ng "Add Data File" or "Add Generated Waveform" from the toolbar above. Single Tone Multi-Tone Wireless Infrastructure Data Clock Frequency: Data Playback POFG2 Unit 1 Evaluation Board: AD9733 A Image: Configuration Progress: Data Clock Frequency: Data Vector: Data Vector: Configuration Progress: Image: Configuration Progress: Image: Configuration Version: 15.3.0.0.6/29/2010 AD9733 SPI Data Vector: None Image: Configuration Version: Ison of AD9733 SPI Image: Configuration Version:	DPGDownloader	·			• B <u>- D ×</u>
Add Data File Add Generated Waveform Ammove Selected Cable Infrastructure DC Noise Generator Single Tone Multi-Tone Wireless Infrastructure Data Clock Frequency: Data Playback Data Playback Data Vector: D	File Help				
Cable Infrastructure DC Noise Generator ng "Add Data File" or "Add Generated Waveform" from the toolbar above. Single Tone Multi-Tone Multi-Tone Wireless Infrastructure DPG2 Unit 1 Evaluation Board: Evaluation Board: AD9733A Port Configuration: LVDS Configuration: LVDS Configuration: 163.00.6/23/2010 Multi-DPG Sync: Single Vidis DPG Sync: Single Vidis concrected Evaluation Board: AD9739 SPI	🕴 💕 Add Data File 🕞	🐺 Add Generated Waveform	n 🔹 🗙 Remove Selected	l 🙀 Remove All 📗	Graph Selected Vectors
DC Noise Generator ng "Add Data File" or "Add Generated Waveform" from the toolbar above. Single Tone Multi-Tone Multi-Tone Wreless Infrastructure DPG2 Unit 1 Evaluation Board: AD9733A Evaluation Board: LVDS Data Clock Frequency: Data Playback Data Vector: None Configuration Progress: Idle Pattern Configuration Version: 16.3.0.0 6/29/2010 Multi-DFG Sync: Single Image Im		Cable Infrastructure			
Noise Generator ng "Add Data File" or "Add Generated Waveform" from the toolbar above. Single Tone Multi-Tone Multi-Tone Wireless Infrastructure DPG2 Unit 1 Evaluation Board: Evaluation Board: AD9733A Port Configuration: LVDS Configuration: LVDS Configuration: Is3.00 6/29/2010 Multi-DGS Sync: Single Multi-DGS Sync: Single Multi-DGS Sync: Single Multi-DFG Sync: Single Single Single		DC			
Single Tone Multi-Tone Wireless Infrastructure DeG2 Unit 1 Evaluation Board: AD9733A Port Configuration: LVDS Configuration: LVDS Idle Pattern Play Mode: Loop Count Multi-DPG Sync: Single Multi-DPG Sync: Single Multi-DPG Sync: Single Vide disconnected Evaluation Boards AD9733 SPI		Noise Generator	ng ''Add Data F	ile" or "Add Generat	ed Waveform" from the toolbar above.
Multi-Tone Multi-Tone Wireless Infrastructure DPG2 Unit 1 Evaluation Board: AD9739A Port Configuration LVDS Image: Configuration Progress: Image: Configuration Progress: Progress: Image: Configuration Progress:		Single Tone			
Wireless Infrastructure Defa 2 Unit 1 Evaluation Board: AD9739A Port Configuration: LVDS Idle Pattern Data Vector: Idle Pattern Play Mode: Loop Count Idle Pattern Stat Offset: Outwilde Ogd: Multi-DPG Sync: Single Multi-DPG Sync: Single		Multi-Tone	~		
DFG2 Unit 1 Evaluation Board: AD9733A Evaluation Board: AD9733A Data Clock Frequency: Data Playback Data Vector: Data Vector: Configuration Progress: Idle Pattern Configuration Version: 163.00 6/29/2010 Mult: DPG Sync: Single ✓ Hide disconnected Evaluation Boards		Wireless Infrastructure			
Evaluation Board: AD9733A A Data Clock Frequency: Data Playback Port Configuration: LVDS Idle Pattern Data Vector: Onne Configuration Progress: Idle Pattern Play Mode: Loop Count Mult: DPG Sync: Single AD9739 SPI Dearling Data Playback Mult: DPG Sync: Single AD9739 SPI Dewrload Diarling	DPG2 Unit 1				
Port Configuration: LVDS Idle Pattern Data Vector: Image: Configuration Progress: Configuration Progress: Idle Pattern Play Mode: Loop Count: Configuration Version: 16.3.0.0.6/29/2010 Start Diffset: 0 = Multi-DPG Sync: Single AD9739 SPI Develoc: 0 =	Evaluation Board:	AD9739A 💽 米	Data Clock Frequency:	— Data Playbac	k
Configuration Progress: Idle Pattern Play Mode: Loop Count 1 = 1 Configuration Version: 16.3.0.0.6/29/2010 Start Offset: 0 = 1 Multi-DPG Sync: Single AD9739 SPI	Port Configuration:	LVDS 💌	Jo MH2	Data Vector:	⊘None
Configuration Version: 16.3.0.0.6/29/2010 Multi-DPG Sync: Single ✓ Hide disconnected Evaluation Boards	Configuration Progre	188:	Idle Pattern	Play Mode:	Loop Count 1
Multi-DPG Sync: Single Image: White disconnected Evaluation Boards AD9739 SPI	Configuration Version	n: 16.3.0.0 6/29/2010		Start Offset:	0 🗄
V Hide disconnected Evaluation Boards	Multi-DPG Sync:	Single 💌	4D.0700.0DI	Download	
	Hide disconnect	ted Evaluation Boards	AD3733 5P1	Flogless.	
Advanced/Debug View Memory	Advanced/Deb	ug View Memory			
	44				



Click on *Add Generated Waveform*, and then *Single Tone*, as shown in Figure 3. A Single Tone panel will be added to the vector list. Start by entering the Clock Frequency (2GHz in this case). You can enter 2G in the box. Next, enter 180MHz (180M) as the desired frequency of the tone. The DAC Resolution should be set at 14 bits.

	Sample Rate: 2.000 GHz 🚔	DAC Resolution: 14 🖶 bits Record Length: 16384 📮 Offset: 0 📻	Sing					
1	Desired Frequency: 👘 180.000 MHz 🗮	Amplitude: 0.0 🗮 dB (Full Scale) Relative Phase: 0.0 😴 °	Je T					
	Calculated Frequency: 180.054 MHz	Cycles: 1475 🗹 Unsigned Data	Bie					
🗌 Allow even cycle count 🔲 Generate Complex Data (I & Q)								
		Figure 4						

Quick Start Guide

Next, in the lower portion of the screen, select "1: Single Tone" as the Data Vector. The other options can be left at their default.

DPG2 Unit 1			
Evaluation Board: 🛛 AD 9739A 🗨 💥	Data Clock Frequency:	Data Playback	<
Port Configuration: LVDS	499.92 MHz	Data Vector:	1: Single Tone - 180.054 MHz; 0.0 dB; 0.0*
Configuration Progress:	Idle Pattern	Play Mode:	Loop Count 1
Configuration Version: 16.3.0.0 6/29/2010		Start Offset:	0 😴
Multi-DPG Sync: Single		Download	
F Hide disconnected Evaluation Boards	AD9739A SPI	Progress:	
Advanced/Debug View Memory			
谷			

Figure 5

After the DPG2 is correctly setup, click the Download button () in the lower right, then the Play button () to begin vector playback into the AD9737A/AD9739A.

Enable LVDS Controller

Once the pattern is loaded into the DPG2 and running, the final step is to enable the LVDS Controller. In the AD9737A or AD9739A SPI application, enable the *RCV_LOOP* and *RCV_ENA* buttons. Click the Run button (). Once the run is complete, the *RCVR LCK* and *RCVR TRX ON* indicators should be green, as shown in Figure 9.





Another way to verify that the controller is in the correct spot (and not on the edge) is to check the status of the four status bits which sample the rising edge of the DCI at four different phases. *DCI PHS1* should always be high, and *DCI PHS3* should always be low. The other bits will toggle as the LVDS controller searches for the correct timing. The ideal case is shown in Figure 10. Increasing the value of the *FINE_DEL_SKEW* allows for a wider search around the DCI edge, and should reduce the toggling on *PHS0* and *PHS2*. This is usually required when the DCI signal has a lot of jitter.



Result

The final result of this setup should be as shown in Figure 8. Note the RF Attenuation of 20dB to accurately measure harmonics.



Figure 8

SPI SOFTWARE

The SPI software is broken up into numerous sections. Several of them are described here, as they pertain to the evaluation board. For complete descriptions of each SPI register, see the AD9737A/AD9739A datasheet. In the interest of continuous quality improvements, the images below may not exactly match your version of the software.

SPI Settings and Powerdown/Reset

These bits (shown in Figure 12) control the operation of the SPI port on the AD9737A/AD9739A, as well as the master reset and individual power-down bits. Changing the SDIO DIR or DATADIR bits will cause the SPI application to stop functioning correctly. Do not change these bits. The Reset button is "sticky", that is, the part will stay in reset for as long as the button is enabled. To reset the part, set this bit, run the SPI application, then unset this bit and run the application again.

Controller Clock Controls and Analog FS controls

The Controller Clock controls enable the Mu Controller and LVDS controllers. For normal operation, both of these should be enabled. The Clock GEN PD switch powers down the clocking structure, and should be left disabled for normal use.

The DAC current ouput has an adjustable full-scale value. The FSC Set option allows for this adjustment. After running the SPI application, the full-scale current in miliamps will be displayed here.

Mu Controller Clock Enable: Register 0x02 Bit 0 LVDS Controller Clock Enable: Register 0x02 Bit 1 Analog Full-Scale Setting (10 bit Gain DAC 10-30mA adjustment): Register 0x06 bit 0:8, Register 0x07 bits 0.1

Decoder Controller and IRO Controls

Decoder Mode: Register 0x08 Bits 0,1

0x0 – Normal Mode 0x1 - Return to zero (RZ) Mode 0x2 - Mix Mode



Cross Control

CLKP Offset Setting: Register 0x24 Bits 0-3 CLKP Direction Bit: Register 0x24 Bit 4 CLKP Offset Setting: Register 0x25 Bits 0-3 CLKP Direction Bit: Register 0x25 Bit 4 Damp: Register 0x25 Bits 7



Cross Control

DIR_N

CLKP_OFFSET Readback

CLKN_OFFSET Readback

Damp ncrease

DIR_P

OFFSET

KN_OFFSET





SDIO DIR

PD_CLK_RCVR

Controller Clock Controls

DATADIR

PD_LVDS_RCVR

Analog FS Controls

Scale Current (m4

USB First

PD_Bia

Figure 9

Reset

Quick Start Guide

AD9739A-EBZ

Mu Controller

	MU Controller			MU Search Controls				Phase Detector				
Read	Slope Pos Neg	Gain Gain_	Readback		Mode Search/Track	Mode Readback Search/Track Count Made Readback		Tolerance Exact Mot Exact	Auto_En	Boost	Bias D	Bias Readback
		MU_PH Desired MU_DEL_MANUAL 221	MU_PH Readback		Search GB GE	Search Mode Readback			Duty Cycle F	ix Direction Incre	ase	Offset D Offset Readback

Figure 13

Mu Controller Enable: Register 0x26 Bit 0 (Set to 1 to enable the controller)

Mu Controller Gain: Register 0x26 Bits 1,2 (Optimal Setting is a Gain of 1)

MU Desired Phase: Desired Phase Value for Phase to Voltage Converter to Optimize Mu Controller. The optimal setting is negative 6 (max of 16). Register 0x27 bits 0-4

Slope: Slope the mu contoller will lock onto Register 0x26 bit 6 (Optimal setting is Negative slope set bit to 0)

MU_DEL_Manual: Register 0x28 bits 0-7 and 0x27 bits 6,7: Sets the point where the Mu Controller begins to search. It is best to set it to the middle of the delay line. The maximum Mu delay is 432, so set these bits to approximately 220.

Mode: Register: 0x26 Bits 4, 5 Sets the Mode in which the Controller searches:

0x00 – Search and Track (Optimal Setting) 0x01 – Track Only 0x10 – Search Only 0x11 – Invalid 7 – Bits 5, 6 Sets the Mode in which the searc

Search Mode: 0x27 – Bits 5, 6 Sets the Mode in which the search for the optimal phase is performed

0x00 – Down 0x01 – Up 0x10 – Up/Down (Optimal Setting)

0x11 – Invalid

Search GB: sets a GB from the beginning and end of the Mu Delay line in which the Mu controller will not enter into unless it does not find a valid phase outside the GB. Register 0x29 bits 0-4. Optimal value is Decimal 11.

Tolerance: Sets the Tolerance of the phase search. Register 0x29 bit 7

0 – Not Exact. Can find a phase within 2 phases of the desired phase

1- Exact. Finds the exact phase you are targeting (Optimal Setting)

ContRST: Controls whether the controller will reset or continue if it does not find the desired phase

0 – Continue (Optimal Setting)

1 – Reset

Phase Detector Enable: Register 0x24 bit 5. Enables the Phase Detector (Set to 1 to enable the Phase Detector)

Phase Detector Comparator Boost: Optimizes the bias to the Phase Detector (Set to 1 to enable)

Bias: Register 0x24 Bits 0-3: Manual Control of the bias if the Boost control is not enabled

Duty Cycle Fix: Register 0x25 Bit 7 Enables the duty cycle correction in the Mu Controller. Recommended to always enable (Set to 1 to enable)

Direction: Register 0x25 Bit 6 Sets the direction that the duty cycle will be corrected

0 – Negative (Optimal Setting)

1 - Positive

Offset: Register Register 0x25 Bit 0-5 Sets the Duty Cycle Correction manually if Fix is not enabled

Quick Start Guide

The status read back bits for the mu controller are as follows: MU_LCK: Register 0x2A bit 0 (value of 1 means the controller is locked) LST_LCK: Register 0x2A bit 1 (Value of 1 means the control lost lock)

In order to read back the present MU Delay and phase value, it is necessary to set the Read bit high and then low before the values can be read back:

Read: Register 0x26 Bit 3

Mu Delay Readback: Register 0x28 bits 0-7 and 0x27 bits 6,7

(Total of 9 bits in the read back the maximum Mu delay value is d432 or x1B0)

MUD_PH_Readback: Register 0x27 bits 0-4 – Phase the controller locked to.

In order to use the Mu controller in manual mode the following bits are utilized:

Mu Controller Enable: Register 0x26 Bit 0 (Set to 0 to disable the controller) *MU_DEL_Manual*: Register 0x28 bits 0-7 and 0x27 bits 7,8. (Total of 9 bits the maximum Mu delay value is d432 or x1B0)

LVDS Receiver Controls



Figure 14

RCV_LOOP - On (Register 0x10 bit 1 set to 1)

RCV_ENA - On (Register 0x10 bit 0 set to 1)

LCKTHR - 2 (Register 0x15 bits 0-4)

RVCR_GAIN - 1 (Register 0x11 bit 0 set to 1)

FINE_DELAY_MID - 7 (Register 0x11 bits 2-5)

FINE_DELAY_SKEW - 2 (Register 0x13 bits 0-4)

Sample_Delay: Sets the midpoint where the controller begins to search Register 0x11 bits 6,7 Register 0x12 Optimal value is 166 which is the center of the delay line. The maximum delay value is d333 or x14D.

DCI_Delay: Must be equal to the Sample_delay. Register 0x13 bits 4-7 Register 0x14 bits 0-5. Optimal value is also 166 which is the center of the delay line. The maximum delay value is d333 or x14D.

To ensure that the LVDS Controller is locked and tracking check the status of the following bits:

RCVR Lock (Register 0x21 bit 0) This should be high if the controller is locked

TRK_ON (Register 0x21 bit 3) This should be high if the controller is tracking

