

# **AS1119** 144-LED Cross-Plexing Driver with 320mA Charge-Pump

## **General Description**

The AS1119 is a compact LED driver for 144 (90) single LEDs. The devices can be programmed via an  $I^2C$  compatible interface.

The AS1119 offers two blocks driving each 72 LEDs (3 blocks each 30LEDs) with 1/9 (1/6) cycle rate. The required lines to drive all 144 (90) LEDs are reduced to 18 by using the cross-plexing feature optimizing space on the PCB. Every block driving 72(30) LEDs can be analog dimmed from 1 to 30mA in 256 steps (8 bit).

Additionally each of the 144 (90) LEDs can be dimmed individually with 8-bit allowing 256 steps of linear dimming. To reduce CPU usage up to 6 frames can be stored with individual time delays between frames to play small animations automatically.

The AS1119 operates from 2.7V to 5.5V and includes a 320mA charge-pump to drive also white LEDs. The charge-pump operates in 2:3 and 1:2 mode.

The AS1119 features very low shutdown and operational current. The device is available in a ultrasmall 36-pin WL-CSP.

Ordering Information and Content Guide appear at end of datasheet.

## **Key Benefits & Features**

The benefits and features of the AS1119, 144-LED Cross-Plexing Driver with 320mA Charge-Pump are listed below:

Figure 1: Added Value of Using AS1119

Benefits	Features
Excellent PCB real estate vs LED count	• Up to 144LEDs as 2x 8x9 or 3x 5x6
16.7M full color matrix with white balance	8bit PWM per LED and current control per matrix
Reduces MCU load and increases battery lifetime	6 frames of memory
Extends battery lifetime while reducing BOM and increasing ease of use	Internal automatic charge pump

- 1MHz I<sup>2</sup>C-compatible interface
- Open and shorted LED error detection
- 144 LEDs in dot matrix
- Low-power shutdown current




- Individual 8-bit LED PWM control
- 8-bit analog brightness control
- (1:1), 2:3, 1:2 320mA charge pump
- 6 frames memory for animations
- System-clk synchronisation for multiple devices
- Supply voltage range: 2.7V to 5.5V
- Minimum PCB space required
- 36-pin WL-CSP package

### **Applications**

The AS1119 is ideal for dot matrix displays in mobile phones, personal electronics and toys.








# **Block Diagram**

The functional blocks of this device are shown below:








## **Pin Assignments**

The AS1119 pin assignments are described below:

Figure 4: Pin Diagram (Top View)



#### Figure 5: Pin Description

Pin Name	Pin Number	Description
V <sub>DD1</sub> , V <sub>DD2</sub> , V <sub>DD3</sub>	A6, E5, E1	<b>Positive Supply Voltage</b> . Connect to a $+2.7V$ to $+5.5V$ supply. Bypass this pin with $10\mu$ F capacitance to GND1, GND2, GND3.
VCP	F1	<b>Charge-Pump Output Voltage</b> . Connect a 2.2µF capacitor to GND3.
C1-, C1+	B1, C1	Flying Cap 1. Connect a 1µF capacitor.
C2-, C2+	A1, D1	Flying Cap 2. Connect a 1µF capacitor.
GND1	B5	Ground for VDD1. Used for CS0-CS8
GND2	F5	Ground for VDD2. Used for CS9-CS17
GND3	A2	Ground for VDD3. Used for Charge-Pump.
SDA	C6	Serial-Data I/O. Open drain digital I/O I <sup>2</sup> C data pin.
SCL	D6	Serial-Clock Input.
AD0	C5	<b>I<sup>2</sup>C Address for bit 0</b> . Put to GND or VDD to set I <sup>2</sup> C addresses.
AD1	D5	<b>I<sup>2</sup>C Address for bit 1</b> . Put to GND or VDD to set I <sup>2</sup> C addresses.



Pin Name	Pin Number		Description
RSTN	F6	defau	<b>t Input</b> . Pull this pin to logic low to reset all control registers (set to Ilt values) and to put the device into power-down. For normal ation pull this pin to VDD.
SYNC_IN, SYNC_OUT	B6	Syncl	hronization Clock Input or Output
IRQ	E6	Inter	<b>rupt Request</b> . Open drain digital Output.
CS0 - CS8	A5-A3, B4-B2, C4-C2	ces	<b>Sinks and Sources</b> for 72 LEDs each matrix.
CS9 - CS17	D4-D2, E4-E2, F4-F2	2 Matrices	
CS0 - CS5	A5-A3, B4-B2	s	
CS6 - CS11	C4-C2, D4-D2	Matrices	Sinks and Sources for 30 LEDs each matrix.
CS12 - CS17	E4-E2, F4-F2	3 M.	

# Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Figure 6: Absolute Maximum Ratings

Parameter	Min	Max	Unit	Comments									
		Electrical	Parameters										
V <sub>DD</sub> to GND	-0.3	7	V										
All other pins to GND	-0.3	7 or V <sub>DD</sub> + 0.3	V										
Sink current		500	mA										
Segment current		100	mA										
Input current (latch-up immunity)	-100	100	mA	JEDEC 78									
Electrostatic Discharge													
Electrostatic discharge HBM	±´	1.5	kV	MIL 883 E method 3015									
	Tempera	ture Ranges	and Storage	Conditions									
Junction temperature		125	°C										
Storage temperature range	-55	125	°C										
Package body temperature		260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/ JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".									
Relative humidity (non-condensing)	5	85	%										
Moisture sensitivity level		1		Represents a max. floor life time of unlimited									



# **Electrical Characteristics**

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

 $V_{DD}$  = 2.7V to 5.5V,  $T_{AMB}$  = -40°C to 85°C, typ. values are at  $T_{AMB}$  = 25°C (unless otherwise specified).

Figure 7: Electrical Characteristics

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
T <sub>AMB</sub>	Operating temperature range			-40		85	°C
V <sub>DD</sub>	Operating supply voltage			2.7		5.5	V
I <sub>DDSD</sub>	Software shutdown supply current	All digital in GND, VDD = T <sub>AMB</sub> = 25°C			7		μΑ
I <sub>DDFSD</sub>	Full shutdown supply current	Pin RSTN =	OV, T <sub>AMB</sub> = 25°C		0.1	1	μΑ
		CP disabled	@ V <sub>DD</sub> = 5.5V		1.4		
I <sub>DD</sub>	Operating supply curren I <sub>DD</sub> (all current sources turned off)	With CP in 2 $V_{DD} = 2.7V$	2:3 mode @		3		mA
		With CP in 1 V <sub>DD</sub> = 2.7V	:2 mode @		4		
I <sub>START</sub>	Max. peak inrush current				1.5		А
	Max. DC current				700		mA
	Digit drive sink current	CP disabled				500	
I <sub>DIGIT</sub>	(drive capability of all	СР	V <sub>DD</sub> < 3.3V			160	mA
	sources of one digit <sup>(1), (2)</sup> )	enabled	$V_{DD} \ge 3.3V$			320	
I <sub>SEG</sub>	Segment drive source current LED	$V_{-1}^{0}$	to \/ 400m\/	28	30	32	mA
ΔI <sub>SEG</sub>	Segment drive current matching LED <sup>(3)</sup>	v <sub>OUT</sub> = 1.8v	to V <sub>DD</sub> - 400mV		2		%

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DSSAT</sub>	Saturation voltage	Current = 30mA, V <sub>DD</sub> = 5V		100		mV
R <sub>DSON(N)</sub>	Resistance for NMOS			0.5	1	Ω
f <sub>OSC</sub>	Oscillator frequency		0.9	1	1.1	MHz
f <sub>REFRESH</sub>	Display scan rate	2 time 9 × 8 matrixes	0.39	0.43	0.48	kHz

#### Note(s):

1. Not all sources are allowed to be fully ON at the same time.

2. guaranteed by design

3. 
$$I_{\text{SEG}} = \frac{I_{\text{max}} - I_{\text{min}}}{I_{\text{max}} + I_{\text{min}}} \times 100$$

Figure 8:

Logic Inputs/Outputs Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>IH</sub> , I <sub>IL</sub>	Logic input current	$V_{IN} = 0V \text{ or } V_{DD}$	-1		1	μΑ
V <sub>IH</sub>	Logic high input voltage		1.6			V
V <sub>IL</sub>	Logic low input voltage				0.6	V
ΔVI	Hysteresis voltage			0.1		V
V <sub>OL(SDA)</sub>	SDA output low voltage	I <sub>SINK</sub> = 3mA			0.4	V
V <sub>OL(IRQ)</sub>	IRQ output low voltage	I <sub>SINK</sub> = 3mA			0.4	V
V <sub>OL(SYNC_</sub> OUT)	Sync clock output low voltage	I <sub>SINK</sub> = 1mA			0.4	v
V <sub>OH(SYNC_</sub> OUT)	Sync clock output high voltage	I <sub>SOURCE</sub> = 1mA			V <sub>DD</sub> - 0.4	v
	Open detection level threshold		V <sub>DD</sub> - 0.4	V <sub>DD-</sub> 0.1		v
	Short detection level threshold			0.9	1.2	v
	Capacitive load for each	SCL frequency = 400kHz			400	pF
	bus line	SCL frequency = 1000kHz			100	P'


### Figure 9: I<sup>2</sup>C Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL frequency		100		1000	kHz
t <sub>BUF</sub>	Bus free time between STOP and START conditions		1.3			μs
t <sub>HOLDSTART</sub>	Hold time for repeated START condition		160			ns
t <sub>LOW</sub>	SCL low period		50		75	ns
t <sub>HIGH</sub>	SCL high period		50		75	ns
t <sub>SETUPSTART</sub>	Setup time for repeated START condition		100			ns
t <sub>SETUPDATA</sub>	Data setup time		10			ns
t <sub>HOLDDATA</sub>	Data hold time				70	ns
t <sub>RISE(SCL)</sub>	SCL rise time		10		40	ns
t <sub>RISE(SCL1)</sub>	SCL rise time after repeated START condition and after an ACK bit		10		80	ns
t <sub>FALL(SCL)</sub>	SCL fall time		10		40	ns
t <sub>RISE(SDA)</sub>	SDA rise time		20		80	ns
t <sub>FALL(SDA)</sub>	SDA fall time		20		80	ns
t <sub>SETUPSTOP</sub>	STOP condition setup time		160			ns
t <sub>SPIKESUP</sub>	Pulse width of spike suppressed			50		ns

#### Note(s):

1. The Min / Max values of the Timing Characteristics are guaranteed by design.

Figure 10: Timing Diagram





## Typical Operating Characteristics

Figure 11: Segment Drive Current vs. Supply Voltage




Figure 12: Segment Drive Current vs. Temperature






Figure 13: Segment Drive Current vs. Output Voltage




Figure 14: R<sub>ONNMOS</sub> vs. Supply Voltage






Figure 15: Open Detection Level vs. Supply Voltage




Figure 16: Short Detection Level vs. Supply Voltage






Figure 17: Efficiency vs. Supply Voltage




Figure 18: Logic Input Voltage Levels





Figure 19: Charge Pump Voltage vs. Supply Voltage




# **Detailed Description**


# I<sup>2</sup>C Interface

The AS1119 supports the I<sup>2</sup>C serial bus and data transmission protocol in fast mode at 1MHz. The AS1119 operates as a slave on the I<sup>2</sup>C bus. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCL and SDA.

Figure 20: I<sup>2</sup>C Interface Initialization



#### Figure 21: Bus Protocol



The bus protocol (as shown in Figure 21) is defined as:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

# amui

The bus conditions are defined as:

- Bus Not Busy. Data and clock lines remain HIGH.
- Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
- **Stop Data Transfer**. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- Data Valid. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit. Within the I<sup>2</sup>C bus specifications a high-speed mode (3.4MHz clock rate) is defined.
- Acknowledge. Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Ofcourse, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.
- Figure 21 details how data transfer is accomplished on the  $I^2C$  bus. Depending upon the state of the  $R/\overline{W}$  bit, two types of data transfer are possible:
- Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The AS1119 can operate in the following slave modes:

- Slave Receiver Mode. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the AS1119 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

## I<sup>2</sup>C Device Address Byte

The address byte (see Figure 22) is the first byte received following the START condition from the master device.

Figure 22: I<sup>2</sup>C Device Address Byte



- The bit 1 and bit 2 of the address byte are the device select pins AD0 and AD1, which must be set to  $V_{DD}$  or to GND. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time.
- The last bit of the address byte (R/W) define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected.


Following the START condition, the AS1119 monitors the  $l^2C$  bus, checking the device type identifier being transmitted. Upon receiving the address code, and the  $R/\overline{W}$  bit, the slave device outputs an acknowledge signal on the SDA line.



## **Command Byte**


The AS1119 operation, (see Figure 21) is determined by a command byte (see Figure 23).






#### Figure 24:

Command and Single Data Byte Received by AS1119




#### Figure 25:

Setting the Pointer to a Address Register to Select a Data Register for a Read Operation



#### Figure 26: Reading n Bytes from AS1119



### **Initial Power-Up**

On initial power-up, the AS1119 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation.

**Note(s):** The default settings enable only scanning of one digit; the internal decoder is disabled and the Intensity Control Register (see Figure 32) and (see Figure 37) is set to the minimum values.

### Shutdown Mode

The AS1119 device features two different shutdown modes. A software shutdown via shutdown register (see Shutdown Register (0x0A)) and a hardware shutdown via the RSTN pin.

The software shutdown disables all LEDs and stops the internal operation of the logic. A shutdown mode via the RSTN pin additionally powers down the power-on-reset (PO) of the device. In this shutdown mode the AS1119 consumes only 100nA (typ.).



## **Register Description**

### **Register Selection**

Within this register the access to one of the RAM sections or to the Control register is selected. After one section is selected this section is valid as long as an other section is selected.

Figure 27: Register Selection Address Map

Register				A	ddres	S								Data					Description			
Section	HEX	A7	<b>A6</b>	A5	A4	<b>A</b> 3	A2	A1	A0	HEX	D7	D6	D5	D4	D3	D2	D1	D0	Description			
NOP										0	0	0	0	0	0	0	0	0	No operation			
Data Frame 0										1	0	0	0	0	0	0	0	1				
Data Frame 1										2	0	0	0	0	0	0	1	0				
Data Frame 2										3	0	0	0	0	0	0	1	1	Selection of RAM section			
Data Frame 3	253	1	1	1	1	1	1	0	1	4	0	0	0	0	0	1	0	0	for frame			
Data Frame 4										5	0	0	0	0	0	1	0	1				
Data Frame 5													6	0	0	0	0	0	1	1	0	
Control Register										11	0	0	0	0	1	0	1	1	Selection of Control Register			



### **Data Definition of Single Frames**

One frame consists of 2 blocks (a  $8 \times 9$  LED-matrix) or 3 blocks (a  $5 \times 6$  LED-matrix). This configuration is set in the AS1119 config register (see Figure 43).

In the internal DPRAM of the device 6 frames can be stored. For each frame the following parameters have to be stored.


- LED is ON or OFF.
- LED is steady ON or blinking.
- The intensity of every single LED can be set via a 8 bits PWM.

**Note(s):** After power-up the data in the DPRAM is undefined (either '0' or '1').

### 2 Blocks with 8x9 LED Matrix

The AS1119 can be configured to control two separated blocks of LEDs matrixes. This must be set via the bit D0 in the AS1119 config register (see Figure 43).

Figure 28: 8x9 LED Matrix with Two Blocks





The address structure (as shown in Figure 29) within on frame is always the same independent which frame was selected via the register selection (Register Selection Address Map).

## Figure 29:

Dataframe Address Structure for 2 Matrixes

			Addres	ses Within	Frame (HE)	K code)		
Current	Source	On /	′ Off	Bli	ink	Intensity		
Matrix A	Matrix B	Matrix A	Matrix B	Matrix A	Matrix B	Matrix A	Matrix B	
CS0	CS9	0x00	0x01	0x12	0x13	0x24-0x2B	0x2C-0x33	
CS1	CS10	0x02	0x03	0x14	0x15	0x34-0x3B	0x3C-0x43	
CS2	CS11	0x04	0x05	0x16	0x17	0x44-0x4B	0x4C-0x53	
CS3	CS12	0x06	0x07	0x18	0x19	0x54-0x5B	0x5C-0x63	
CS4	CS13	0x08	0x09	0x1A	0x1B	0x64-0x6B	0x6C-0x73	
CS5	CS14	0x0A	0x0B	0x1C	0x1D	0x74-0x7B	0x7C-0x83	
CS6	CS15	0x0C	0x0D	0x1E	0x1F	0x84-0x8B	0x8C-0x93	
CS7	CS16	0x0E	0x0F	0x20	0x21	0x94-0x9B	0x9C-0xA3	
CS8	CS17	0x10	0x11	0x22	0x23	0xA4-0xAB	0xAC-0xB3	



In Figure 30 it's described which databit represents which LED in the matrix. Per default all databits are '0', meaning no LED is On. A '1' puts the LED On.

#### Figure 30: LEDs ON/OFF Register Format for 2 Matrices Setup

Matrix	Current				Ad	dres	S							Da	ata			
Matrix	Source	HEX	A7	A6	A5	A4	A3	A2	A1	<b>A0</b>	D7	D6	D5	D4	D3	D2	D1	D0
А	CS0	0x00	0	0	0	0	0	0	0	0	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0
В	CS9	0x01	0	0	0	0	0	0	0	1	LED15	LED14	LED13	LED12	LED11	LED10	LED9	LED8
А	CS1	0x02	0	0	0	0	0	0	1	0	LED23	LED22	LED21	LED20	LED19	LED18	LED17	LED16
В	CS10	0x03	0	0	0	0	0	0	1	1	LED31	LED30	LED29	LED28	LED27	LED26	LED25	LED24
А	CS2	0x04	0	0	0	0	0	1	0	0	LED39	LED38	LED37	LED36	LED35	LED34	LED33	LED32
В	CS11	0x05	0	0	0	0	0	1	0	1	LED47	LED46	LED45	LED44	LED43	LED42	LED41	LED40
А	CS3	0x06	0	0	0	0	0	1	1	0	LED55	LED54	LED53	LED52	LED51	LED50	LED49	LED48
В	CS12	0x07	0	0	0	0	0	1	1	1	LED63	LED62	LED61	LED60	LED59	LED58	LED57	LED56
А	CS4	0x08	0	0	0	0	1	0	0	0	LED71	LED70	LED69	LED68	LED67	LED66	LED65	LED64
В	CS13	0x09	0	0	0	0	1	0	0	1	LED79	LED78	LED77	LED76	LED75	LED74	LED73	LED72
А	CS5	0x0A	0	0	0	0	1	0	1	0	LED87	LED86	LED85	LED84	LED83	LED82	LED81	LED80
В	CS14	0x0B	0	0	0	0	1	0	1	1	LED95	LED94	LED93	LED92	LED91	LED90	LED89	LED88
А	CS6	0x0C	0	0	0	0	1	1	0	0	LED103	LED102	LED101	LED100	LED99	LED98	LED97	LED96
В	CS15	0x0D	0	0	0	0	1	1	0	1	LED111	LED110	LED109	LED108	LED107	LED106	LED105	LED104
A	CS7	0x0E	0	0	0	0	1	1	1	0	LED119	LED118	LED117	LED116	LED115	LED114	LED113	LED112

Matrix	trix Current Source				Ad	dres	S				Data							
IVIALITA		HEX	A7	A6	A5	A4	A3	A2	A1	<b>A0</b>	D7	D6	D5	D4	D3	D2	D1	D0
В	CS16	0x0F	0	0	0	0	1	1	1	1	LED127	LED126	LED125	LED124	LED123	LED122	LED121	LED120
Α	CS8	0x10	0	0	0	1	0	0	0	0	LED135	LED134	LED133	LED132	LED131	LED130	LED129	LED128
В	CS17	0x11	0	0	0	1	0	0	0	1	LED143	LED142	LED141	LED140	LED139	LED138	LED137	LED136

In the blink register (see Figure 31) every single LED can be set to blink. The blink period is set in the display option register (see Display Option Register (0x03)).

### Figure 31: LEDs Blink Register Format for 2 Matrixes Setup

Matrix	Current				Ad	Idres	S							Da	ata			
Matrix	Source	HEX	A7	<b>A</b> 6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
А	CS0	0x12	0	0	0	1	0	0	1	0	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0
В	CS9	0x13	0	0	0	1	0	0	1	1	LED15	LED14	LED13	LED12	LED11	LED10	LED9	LED8
А	CS1	0x14	0	0	0	1	0	1	0	0	LED23	LED22	LED21	LED20	LED19	LED18	LED17	LED16
В	CS10	0x15	0	0	0	1	0	1	0	1	LED31	LED30	LED29	LED28	LED27	LED26	LED25	LED24
А	CS2	0x16	0	0	0	1	0	1	1	0	LED39	LED38	LED37	LED36	LED35	LED34	LED33	LED32
В	CS11	0x17	0	0	0	1	0	1	1	1	LED47	LED46	LED45	LED44	LED43	LED42	LED41	LED40
A	CS3	0x18	0	0	0	1	1	0	0	0	LED55	LED54	LED53	LED52	LED51	LED50	LED49	LED48
В	CS12	0x19	0	0	0	1	1	0	0	1	LED63	LED62	LED61	LED60	LED59	LED58	LED57	LED56
A	CS4	0x1A	0	0	0	1	1	0	1	0	LED71	LED70	LED69	LED68	LED67	LED66	LED65	LED64



Matrix	Current				Ad	ldres	S							Da	ata			
Maura	Source	HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
В	CS13	0x1B	0	0	0	1	1	0	1	1	LED79	LED78	LED77	LED76	LED75	LED74	LED73	LED72
Α	CS5	0x1C	0	0	0	1	1	1	0	0	LED87	LED86	LED85	LED84	LED83	LED82	LED81	LED80
В	CS14	0x1D	0	0	0	1	1	1	0	1	LED95	LED94	LED93	LED92	LED91	LED90	LED89	LED88
Α	CS6	0x1E	0	0	0	1	1	1	1	0	LED103	LED102	LED101	LED100	LED99	LED98	LED97	LED96
В	CS15	0x1F	0	0	1	1	1	1	1	1	LED111	LED110	LED109	LED108	LED107	LED106	LED105	LED104
А	CS7	0x20	0	0	1	0	0	0	0	0	LED119	LED118	LED117	LED116	LED115	LED114	LED113	LED112
В	CS16	0x21	0	0	1	0	0	0	0	1	LED127	LED126	LED125	LED124	LED123	LED122	LED121	LED120
А	CS8	0x22	0	0	1	0	0	0	1	0	LED135	LED134	LED133	LED132	LED131	LED130	LED129	LED128
В	CS17	0x23	0	0	1	0	0	0	1	1	LED143	LED142	LED141	LED140	LED139	LED138	LED137	LED136

In the intensity register (see Figure 32) the brightness of every single LED can be set via a 8bit PWM (255 steps).

### Figure 32:

LEDs Intensity Register Format for 2 Matrices Setup

Matrix	Current					Ac	dres	S							Da	ata			
IVIALITA	Source		HEX	A7	<b>A</b> 6	A5	A4	<b>A</b> 3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
		LED0	0x24	0	0	1	0	0	1	0	0			•	•				
		LED1	0x25	0	0	1	0	0	1	0	1								
		LED2	0x26	0	0	1	0	0	1	1	0								
A	CS0	LED3	0x27	0	0	1	0	0	1	1	1								
	230	LED4	0x28	0	0	1	0	1	0	0	0								
		LED5	0x29	0	0	1	0	1	0	0	1								
		LED6	0x2A	0	0	1	0	1	0	1	0								
		LED7	0x2B	0	0	1	0	1	0	1	1		2	55 stens	for inten	sity each	sinale I F	D	
		LED8	0x2C	0	0	1	0	1	1	0	0		2	55 3(0)3	ion intern	Sity Cacit		D	
		LED9	0x2D	0	0	1	0	1	1	0	1								
		LED10	0x2E	0	0	1	0	1	1	1	0								
В	CS9	LED11	0x2F	0	0	1	0	1	1	1	1								
D	039	LED12	0x30	0	0	1	1	0	0	0	0								
		LED13	0x31	0	0	1	1	0	0	0	1								
		LED14	0x32	0	0	1	1	0	0	1	0								
		LED15	0x33	0	0	1	1	0	0	1	1								



Matrix	Current					Ac	dres	S							Da	ata			
Watha	Source		HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
		LED16	0x34	0	0	1	1	0	1	0	0								
		LED17	0x35	0	0	1	1	0	1	0	1								
		LED18	0x36	0	0	1	1	0	1	1	0								
A	CS1	LED19	0x37	0	0	1	1	0	1	1	1								
	031	LED20	0x38	0	0	1	1	1	0	0	0								
		LED21	0x39	0	0	1	1	1	0	0	1								
		LED22	0x3A	0	0	1	1	1	0	1	0								
		LED23	0x3B	0	0	1	1	1	0	1	1		r	55 stops	forinton	sity each	cinalo I E	П	
		LED24	0x3C	0	0	1	1	1	1	0	0		Z	oo steps i		sity each	Single LL	D	
		LED25	0x3D	0	0	1	1	1	1	0	1								
		LED26	0x3E	0	0	1	1	1	1	1	0								
В	CS10	LED27	0x3F	0	0	1	1	1	1	1	1								
b	CSTO	LED28	0x40	0	1	0	0	0	0	0	0								
		LED29	0x41	0	1	0	0	0	0	0	1								
		LED30	0x42	0	1	0	0	0	0	1	0								
		LED31	0x43	0	1	0	0	0	0	1	1								


Matrix	Current					Ac	Idress	5							Da	ata			
IVIALITX	Source		HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
		LED32	0x44	0	1	0	0	0	1	0	0					•			
		LED33	0x45	0	1	0	0	0	1	0	1								
		LED34	0x46	0	1	0	0	0	1	1	0								
A	CS2	LED35	0x47	0	1	0	0	0	1	1	1								
A	C32	LED36     0x48     0     1     0     0     1     0     0       LED37     0x49     0     1     0     0     1     0     1																	
	LED37       0x49       0       1       0       0       1       0       0       1         LED38       0x4A       0       1       0       0       1       0       1       0																		
		LED40	0x4C	0	1	0	0	1	1	0	0		2	55 steps	lor inten	sity each	single LE	D	
		LED41	0x4D	0	1	0	0	1	1	0	1								
		LED42	0x4E	0	1	0	0	1	1	1	0								
В	CS11	LED43	0x4F	0	1	0	0	1	1	1	1								
D	CST	LED44	0x50	0	1	0	1	0	0	0	0								
		LED45	0x51	0	1	0	1	0	0	0	1								
		LED46	0x52	0	1	0	1	0	0	1	0								
		LED47	0x53	0	1	0	1	0	0	1	1								
												•							



Matrix	Current					Ac	dres	S							Da	ata			
Wallix	Source		HEX	A7	A6	A5	A4	A3	A2	A1	<b>A0</b>	D7	D6	D5	D4	D3	D2	D1	D0
		LED128	0xA4	1	0	1	0	0	1	0	0								
		LED129	0xA5	1	0	1	0	0	1	0	1								
		LED130	0XA6	1	0	1	0	0	1	1	0								
A	CS8	LED131	0XA7	1	0	1	0	0	1	1	1								
	0.00	LED132	0XA8	1	0	1	0	1	0	0	0								
		LED133	0XA9	1	0	1	0	1	0	0	1								
		LED134	0XAA	1	0	1	0	1	0	1	0								
		LED135	0XAB	1	0	1	0	1	0	1	1		2	55 stops	forinton	sity each	cinalo I E	П	
		LED136	0XAC	1	0	1	0	1	1	0	0		Ζ.	oo steps i	ior intens	sity each	Single LL	D	
		LED137	0XAD	1	0	1	0	1	1	0	1								
		LED138	0XAE	1	0	1	0	1	1	1	0								
В	CS17	LED139	0XAF	1	0	1	0	1	1	1	1								
b	0317	LED140	0XB0	1	0	1	1	0	0	0	0								
		LED141	0XB1	1	0	1	1	0	0	0	1								
		LED142	0XB2	1	0	1	1	0	0	1	0								
		LED143	0XB3	1	0	1	1	0	0	1	1								

## 3 Blocks with 5×6 LED Matrix

The AS1119 can be configured to control three separated blocks of LEDs matrixes. This must be set via the bit D0 in the AS1119 config register (see AS1119 Config Register (0x04)).



#### Figure 33: 5x6 LED Matrix with 3 Matrixes

#### Figure 34: Dataframe Address Structure for 3 Matrices

					Addro	esses With	nin Fr	ame	(HEX code)		
Cur	rent Sou	urce	On <i>i</i>	/ Off		Bli	nk		Inter	nsity	
	Matrix		Ma	trix		Ma	trix		Ма	trix	
Α	В	С	А	В	С	А	В	С	А	В	С
CS0	CS6	CS12	0x00	0x	:01	0x12	0x	13	0x24-0x2B	0x2C	-0x33
CS1	CS7	CS13	0x02	0x	:03	0x14	0x	15	0x34-0x3B	0x3C	-0x43
CS2	CS8	CS14	0x04	0x	:05	0x16	0x	17	0x44-0x4B	0x4C	-0x53
CS3	CS9	CS15	0x06	0x	:07	0x18	0x	19	0x54-0x5B	0x5C	-0x63
CS4	CS10	CS16	0x08	0x	:09	0x1A	0x	1B	0x64-0x6B	0x6C	-0x73
CS5	CS11	CS17	0x0A	0x	OB	0x1C	0x	1D	0x74-0x7B	0x7C	-0x83

In Figure 35 it's described which databit represents which LED in the matrix. Per default all databits are '0', meaning no LED is on. A '1' puts the LED On.

**Note(s):** LED A01 is the first LED of the Current Source 0 in the Matrix A. LED B01 is the first LED of the Current Source 6 in the Matrix B. and so on.

### Figure 35: LEDs ON/OFF Register Format for 3 Matrices Setup

Current				Ad	Idress	5							Da	ata			
Source	HEX	A7	<b>A</b> 6	A5	A4	<b>A</b> 3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
CS0, CS6,	0x00	0	0	0	0	0	0	0	0	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0
CS12	0x01	0	0	0	0	0	0	0	1	Х	LED14	LED13	LED12	LED11	LED10	LED9	LED8
CS1, CS7,	0x02	0	0	0	0	0	0	1	0	LED23	LED22	LED21	LED20	LED19	LED18	LED17	LED16
CS13	0x03	0	0	0	0	0	0	1	1	Х	LED30	LED29	LED28	LED27	LED26	LED25	LED24
CS2, CS8,	0x04	0	0	0	0	0	1	0	0	LED39	LED38	LED37	LED36	LED35	LED34	LED33	LED32
CS14	0x05	0	0	0	0	0	1	0	1	Х	LED46	LED45	LED44	LED43	LED42	LED41	LED40
CS3, CS9,	0x06	0	0	0	0	0	1	1	0	LED55	LED54	LED53	LED52	LED51	LED50	LED49	LED48
CS15	0x07	0	0	0	0	0	1	1	1	Х	LED62	LED61	LED60	LED59	LED58	LED57	LED56
CS4, CS10,	0x08	0	0	0	0	1	0	0	0	LED71	LED70	LED69	LED68	LED67	LED66	LED65	LED64
CS16	0x09	0	0	0	0	1	0	0	1	Х	LED78	LED77	LED76	LED75	LED74	LED73	LED72
CS5, CS11,	0x0A	0	0	0	0	1	0	1	0	LED87	LED86	LED85	LED84	LED83	LED82	LED81	LED80
CS17	0x0B	0	0	0	0	1	0	1	1	Х	LED94	LED93	LED92	LED91	LED90	LED89	LED88

In the blink register (see Figure 36) every single LED can be set to blink. The blink period is set in the display option register (see Display Option Register (0x03)).

### Figure 36:

LEDs Blink Register Format for 3 Matrices Setup

Current				Ad	Idress	6							Da	ata			
Source	HEX	A7	<b>A</b> 6	A5	A4	<b>A</b> 3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
CS0, CS6,	0x12	0	0	0	0	0	0	0	0	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0
CS12	0x13	0	0	0	0	0	0	0	1	Х	LED14	LED13	LED12	LED11	LED10	LED9	LED8
CS1, CS7,	0x14	0	0	0	0	0	0	1	0	LED23	LED22	LED21	LED20	LED19	LED18	LED17	LED16
CS13	0x15	0	0	0	0	0	0	1	1	Х	LED30	LED29	LED28	LED27	LED26	LED25	LED24
CS2, CS8,	0x16	0	0	0	0	0	1	0	0	LED39	LED38	LED37	LED36	LED35	LED34	LED33	LED32
CS14	0x17	0	0	0	0	0	1	0	1	Х	LED46	LED45	LED44	LED43	LED42	LED41	LED40
CS3, CS9,	0x18	0	0	0	0	0	1	1	0	LED55	LED54	LED53	LED52	LED51	LED50	LED49	LED48
CS15	0x19	0	0	0	0	0	1	1	1	Х	LED62	LED61	LED60	LED59	LED58	LED57	LED56
CS4, CS10,	0x1A	0	0	0	0	1	0	0	0	LED71	LED70	LED69	LED68	LED67	LED66	LED65	LED64
CS16	0x1B	0	0	0	0	1	0	0	1	Х	LED78	LED77	LED76	LED75	LED74	LED73	LED72
CS5, CS11,	0x1C	0	0	0	0	1	0	1	0	LED87	LED86	LED85	LED84	LED83	LED82	LED81	LED80
CS17	0x1D	0	0	0	0	1	0	1	1	Х	LED94	LED93	LED92	LED91	LED90	LED89	LED88



### In the intensity register (see Figure 37) the brightness of every single LED can be set via a 8bit PWM (255 steps).

#### Figure 37:

LEDs Intensity Register Format for 3 Matrixes Setup

Matrix	Current					Ac	Idres	S							Da	ata			
WIGUIA	Source		HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
		LED0	0x24	0	0	1	0	0	1	0	0								
		LED1	0x25	0	0	1	0	0	1	0	1								
А	CS0	LED2	0x26	0	0	1	0	0	1	1	0								
		LED3	0x27	0	0	1	0	0	1	1	1								
		LED4	0x28	0	0	1	0	1	0	0	0								
		LED5	0x29	0	0	1	0	1	1	0	0								
		LED6	0x2A	0	0	1	0	1	1	0	1								
В	CS6	LED7	0x2B	0	0	1	0	1	1	1	0		2	55 steps	for inten	sity each	single LE	D	
		LED8	0x2C	0	0	1	0	1	1	1	1								
		LED9	0x2D	0	0	1	1	0	0	0	0								
		LED10	0x2E	0	0	1	0	1	1	0	0								
		LED11	0x2F	0	0	1	0	1	1	0	1								
С	CS12	LED12	0x30	0	0	1	0	1	1	1	0								
		LED13	0x31	0	0	1	0	1	1	1	1								
		LED14	0x32	0	0	1	1	0	0	0	0								

Matrix	Current					Ac	dres	S							Da	ata			
Wallix	Source		HEX	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
		LED16	0x34	0	0	1	1	0	1	0	0								
		LED17	0x35	0	0	1	1	0	1	0	1								
А	CS1	LED18	0x36	0	0	1	1	0	1	1	0								
		LED19	0x37	0	0	1	1	0	1	1	1								
		LED20	0x38	0	0	1	1	0	0	0	0								
		LED21	0x39	0	0	1	1	1	0	0	1								
		LED22	0x3A	0	0	1	1	1	0	1	0								
В	CS7	LED23	0x3B	0	0	1	1	1	0	1	1		2	55 steps	for inten	sity each	single LE	D	
		LED24	0x3C	0	0	1	1	1	1	0	0								
		LED25	0x3D	0	0	1	1	1	1	0	1								
		LED26	0x3E	0	0	1	1	1	1	1	0								
		LED27	0x3F	0	0	1	1	1	1	1	1								
С	CS13	LED28	0x40	0	1	0	0	0	0	0	0								
		LED29	0x41	0	1	0	0	0	0	0	1								
		LED30	0x42	0	1	0	0	0	0	1	0								

Matrix	Current					Ac	Idress	5							Da	ata			
Watrix	Source		HEX	A7	A6	A5	A4	A3	A2	A1	<b>A0</b>	D7	D6	D5	D4	D3	D2	D1	D0
		LED32	0x44	0	1	0	0	0	1	0	0								
		LED33	0x45	0	1	0	0	0	1	0	1								
А	CS2	LED34	0x46	0	1	0	0	0	1	1	0								
		LED35	0x47	0	1	0	0	0	1	1	1								
		LED36	0x48	0	1	0	0	1	0	0	0								
		LED37	0x49	0	1	0	0	1	0	0	1								
		LED38	0x4A	0	1	0	0	1	0	1	0								
В	CS8	LED39	0x4B	0	1	0	0	1	0	1	1		2	55 steps	for inten	sity each	single LE	D	
		LED40	0x4C	0	1	0	0	1	1	0	0								
		LED41	0x4D	0	1	0	0	1	1	0	1								
		LED42	0x4E	0	1	0	0	1	1	1	0								
		LED43	0x4F	0	1	0	0	1	1	1	1								
С	CS14	LED44	0x50	0	1	0	1	0	0	0	0								
		LED45	0x51	0	1	0	1	0	0	0	1								
		LED46	0x52	0	1	0	1	0	0	1	0								

Matrix	Current Source		Address									Data								
			HEX	A7	A6	A5	A4	A3	A2	A1	<b>A0</b>	D7	D6	D5	D4	D3	D2	D1	D0	
A	CS5	LED80	0xA4	1	0	1	0	0	1	0	0									
		LED81	0xA5	1	0	1	0	0	1	0	1									
		LED82	0xA6	1	0	1	0	0	1	1	0									
		LED83	0xA7	1	0	1	0	0	1	1	1									
		LED84	0xA8	1	0	1	0	1	0	0	0									
В	CS11	LED85	0xA9	1	0	1	0	1	0	0	1									
		LED86	0xAA	1	0	1	0	1	0	1	0									
		LED87	0xAB	1	0	1	0	1	0	1	1	255 steps for intensity each single LED								
		LED88	0xAC	1	0	1	0	1	1	0	0									
		LED89	0xAD	1	0	1	0	1	1	0	1									
С	CS17	LED90	0xAE	1	0	1	0	1	1	1	0									
		LED91	0xAF	1	0	1	0	1	1	1	1									
		LED92	0xB0	1	0	1	1	0	0	0	0									
		LED93	0xB1	1	0	1	1	0	0	0	1									
		LED94	0xB2	1	0	1	1	0	0	1	0									



## **Control-Registers**

The AS1119 devices contain 13 control-registers which are listed in Figure 38. All registers are selected using a 8-bit address word, and communication is done via the serial interface. Select the Control Register via the Register Selection (see Figure 27).

#### Figure 38: Control Register Address Map

Register	Register HEX Address						Register Data			
Name		A7	A6	A5	A4	<b>A</b> 3	A2	A1	A0	D7:D0
Frame address	0x00	0	0	0	0	0	0	0	0	(see Figure 39)
Frame play	0x01	0	0	0	0	0	0	0	1	(see Figure 40)
Frame time	0x02	0	0	0	0	0	0	1	0	(see Figure 41)
Display option	0x03	0	0	0	0	0	0	1	1	(see Figure 42)
AS1119 config	0x04	0	0	0	0	0	1	0	0	(see Figure 43)
Current source matrix A	0x05	0	0	0	0	0	1	0	1	
Current source matrix B	0x06	0	0	0	0	0	1	1	0	(see Figure 44)
Current source matrix C	0x07	0	0	0	0	0	1	1	1	
Chare pump config	0x08	0	0	0	0	1	0	0	0	(see Figure 45)
Open/short test	0x09	0	0	0	0	1	0	0	1	(see Figure 46)
Shutdown	0x0A	0	0	0	0	1	0	1	0	(see Figure 47)
l <sup>2</sup> C Interface monitoring	0x0B	0	0	0	0	1	0	1	1	(see Figure 48)
Open/Short status	0x0C	0	0	0	0	1	1	0	0	(see Figure 49)
AS1119 status	0x0D	0	0	0	0	1	1	0	1	(see Figure 50)

### Frame Address Register (0x00)

In this register it must be set if a picture or a movie is to display on the LED matrix. Also the start address of the movie or the picture which should be displayed must be set within this register. The default setting of this register is 0x00.

#### Figure 39: Frame Address Register Format

	0x00 Frame Address Register							
Bit	Bit Name	Default	Access	Bit Description				
7	Play Movie	0	R/W	0: No movie 1: Play movie				
6	Display Picture	0	R/W	0: No picture 1: Display picture				
5:3	Start Address for movie	000	R/W	000: Frame 0 001: Frame 1 010: Frame 2 011: Frame 3 100: Frame 4 101: Frame 5				
2:0	Address of Picture	000	R/W	000: Frame 0 001: Frame 1 010: Frame 2 011: Frame 3 100: Frame 4 101: Frame 5				

#### Note(s):

1. If bit 6 and 7 are set to '1' the AS1119 will play the movie first and than the picture will be displayed.



### Frame Play Register (0x01)

Within this register two movie play options can be set. Per default this register is set to 0x00.

- The number of frames which are displayed in one movie.
- The number of loops to play in a movie.

Figure 40: Frame Play Register Format

	0x01 Frame Play Register							
Bit	Bit Name	Default	Access	Bit Description				
7:6	-	00	n/a					
5:3	Number of loops played in one movie	000	R/W	000: No loop 001: 1 loop 010: 2 loops 011: 3 loops 100: 4 loops 101: 5 loops 110: 6 loops 111: Play endless				
2:0	Number of frames to played in a movie	000	R/W	000: 1 frame 001: 2 frames 010: 3 frames 011: 4 frames 100: 5 frames 101: 6 frames				

#### Note(s):

1. To stop a movie in *play endless mode*, bits D5:D3 have to be set to a value between 000 to 110.



# Frame Time Register (0x02)

Every single frame in a movie is displayed for a certain time before the next frame is displayed. This time can be set within this register with 4 bits. The stated values in Figure 41 are typical values. Per default this register is set to 0x00.

Figure 41: Frame Time Register Format

	0x02 Frame Time Register							
Bit	Bit Name	Default	Access	Bit Description				
7:4	-	00	n/a					
3:0	Delay between frame change in a movie	000	R/W	0000: Play frame only one time 0001: 32.5ms 0010: 65ms 0011: 97.5ms 0100: 130ms 0101: 162.5ms 0110: 195ms 0111: 227.5ms 1000: 260ms 1001: 292.5ms 1010: 325ms 1011: 357.5ms 1100: 390ms 1101: 422.5ms 1110: 455ms 1111: 487.5ms				



### **Display Option Register (0x03)**

With the scan-limit it can be controlled how many digits are displayed in each matrix. When all 18 digits in the 2 matrix configuration are displayed, the display scan rate is 430Hz (typ.). If the number of digits to display is reduced, the update frequency is increased. Per default this register is set to 0x07.

#### Figure 42: Display Option Register Format

	0x03 Display Option Register									
Bit	Bit Name	Default	Access		Bit Description					
7	-	0	n/a							
6	Intensity setting	0	R/W		tting of frame 0 for all of each frame indepe					
5	Start with blink	0	R/W	0: Start blinking w 1: Start blinking w						
4	Blink period	0	R/W	0: 1.5s 1: 3s						
			2 Matr	ix setting						
				Matrix A	Matrix B	-				
3:0	Number of displayed current sources in one frame (scan-limit)	0111	R/W	0000: CS0 0001: CS0 to CS1 0010: CS0 to CS2 0011: CS0 to CS3 0100: CS0 to CS4 0101: CS0 to CS5 0110: CS0 to CS5 0111: CS0 to CS7 1000: CS0 to CS8 Matrix A 0000: CS0 0001: CS0 to CS1 0010: CS0 to CS1 0010: CS0 to CS3 0100: CS0 to CS3	0000: CS9 0001: CS9 to CS10 0010: CS9 to CS11 0011: CS9 to CS12 0100: CS9 to CS13 0101: CS9 to CS14 0110: CS9 to CS15 0111: CS9 to CS16 1000: CS9 to CS17 3 Matrixes setting Matrix B 0000: CS6 0001: CS6 to CS7 0010: CS6 to CS7 0110: CS6 to CS9 0110: CS6 to CS9 0100: CS6 to CS10	Matrix C 0000: CS12 0001: CS12 to CS13 0010: CS12 to CS14 0011: CS12 to CS15 0100: CS12 to CS16				



## AS1119 Config Register (0x04)

In this register the configuration of the charge pumps is set to 2 or 3 blocks. The direction of the SYNC\_IN/SYNC\_OUT pin (input or output) is also set. Per default this register is set to 0x00.

Figure 43: AS1119 Config Register Format

	0x04 AS1119 Config Register							
Bit	Bit Name	Default	Access	Bit Description				
7:3	-	00000	n/a					
2:1	Sync	00	R/W	<ul> <li>00: Internal oscillator is system-clk. No synchronisation on pin B6. Tie pin to high or low.</li> <li>01: Internal oscillator is system-clk.</li> <li>System-clk is available on pin B6 for synchronization. (output)</li> <li>10: Internal oscillator is disabled. Pin B6 is used as clk input for system-clk.</li> <li>11: Do not use</li> </ul>				
0	Matrix configuration	0	R/W	0: 3 matrixes (a 5x6 LED-Matrix) 1: 2 matrixes (a 8x9 LED-Matrix)				



#### Current Source Block A, B, C Registers (0x05, 0x06, 0x07)

Within this registers the current for every single LED in one block can be set from 0mA to 31mA in 255 steps (8 bits). Per default this register is set to 0x00.

Figure 44: Current Source Register Format

	Current Source Registers							
Bit	Bit Name	Default	Access	Bit Description				
	Address 0x05							
7:0	Analog Current Matrix A	0000000	R/W	00000000: 0mA  11111111: 31mA				
	Address 0x06							
7:0	Analog Current Matrix B	0000000	R/W	00000000: 0mA  11111111: 31mA				
	Address 0x07							
7:0	Analog Current Matrix C	0000000	R/W	00000000: 0mA  11111111: 31mA				



## Charge Pump Config Register (0x08)

In this register the characteristics of the Charge Pump can be set. By the use of the charge pump (bit 0) the supply voltage for the LEDs can be boosted to 1.5- or 2-times of the device supply (VDD), if required. Additionally bit1 offers the option to check periodically if the LED supply can be reduced again during operation. This period is defined by bit 4:2.

Alternatively, the LED supply can be (re)set to  $V_{DD}$  by disabling the charge pump for a short time. In this case the period can be defined by user (application). Per default this register is set to 0x1E.

#### Figure 45: AS1119 Charge Pump Config Register Format

	0x08 Charge Pump Config Register								
Bit	Bit Name	Default	Access	Bit Description					
7:5	-	000	n/a						
4:2	Timeframe for reduce supply test	111	R/W	000: 0.3s 001: 0.5s 010: 0.8s 011: 1.0s 100: 1.3s 101: 1.6s 110: 1.8s 111: 2.1s					
1	Reduce supply option	1	R/W	0: Reduce supply option Off 1: Reduce supply option On					
0	Charge Pump	0	R/W	0: Charge Pump disable 1: Charge Pump enable					



#### **Open/Short Test Register (0x09)**

The AS1119 can detect open and shorted LEDs. To start this test the according bits have to be set. The result of the open/short test is written in the Open/Short startup register (see Figure 46). The default setting of this register is 0x00.

#### Figure 46: Open/Short Test Register Format

	0x09 Open/Short Test Register							
Bit	Bit Name	Default	Access	Bit Description				
7:2	-	000000	n/a					
1	Full Matrix	0	R/W	0: All LED's are available in the matrixes 1: Not all LED's are available in the matrixes				
0	Error detection	0	R/W	0: Start test 1: No test				

The Open/Short test is only checking LEDs which are defined as ON in the Data Frame Registers Figure 30 or Figure 35. With the bit1 (Full Matrix) all LEDs of the matrixes will be defined as ON and will be tested independently from the content of the Data Frame Register. The function of bit1 is only available during the open/short test and not during normal operation.

## Shutdown Register (0x0A)

The default setting of this register is 0x00. To get the AS1119 operational the bit D0 has to be set to '1'.

Figure 47: Shutdown Register Format

0x0A Shutdown Register						
Bit	Bit Name	Default	Access	Bit Description		
7:1	-	0000000	n/a			
0	shutdown	0	R/W	0: Shutdown 1: Normal operation		

## I<sup>2</sup>C Interface Monitoring Register (0x0B)

This register is used to monitor the activity on the  $I^2C$  bus. If a deadlock situation occurs (e.g. the bus SDA pin is pulled to low and no communication is possible) the chip will reset the  $I^2C$  interface and the master is able to start the communication again. The time window for the reset of the interface of the AS1119 can bes set via 7 bits from 256µs to 33ms. The default setting of this register is 0xFF.

#### Figure 48: I<sup>2</sup>C Interface Monitoring Register Format

0x0B I <sup>2</sup> C Interface Monitoring Register							
Bit	Bit Name	Default	Access	Bit Description			
7:2	Time out window	1111111	R/W	0 to 127 => 1 to 128 × 256μs 0000000: 256μs  1111111: 32.7ms			
0	l <sup>2</sup> C Monitor	1	R/W	0: I <sup>2</sup> C monitoring Off 1: I <sup>2</sup> C monitoring On			

## **Open/Short Status Register (0x0C)**

This is a read only register. Within this register the result of the open/short test can be read out. It's also stated if the test is completed or still running. The default setting of this register is 0x00.

Figure 49: Open/Short Status Register Format

	0x0C Open/Short Status Register								
Bit	Bit Name	Default	Access	Bit Description					
7	-	0	n/a						
6	status	0	R	0: No test 1: Test ongoing					
5	short test result Matrix C	0	R	0: No error detected 1: Short in Matrix C					
4	short test result Matrix B	0	R	0: No error detected 1: Short in Matrix B					
3	short test result Matrix A	0	R	0: No error detected 1: Short in Matrix A					
2	open test result Matrix C	0	R	0: No error detected 1: Open in Matrix C					

# amu

0x0C Open/Short Status Register					
Bit	Bit Name	Default	Access	Bit Description	
1	open test result Matrix B	0	R	0: No error detected 1: Open in Matrix B	
0	open test result Matrix A	0	R	0: No error detected 1: Open in Matrix A	

## AS1119 Status Register (0x0D)

This is a read only register. From this register the actual status of the AS1119 can be read out. The default setting of this register is 0x00. After a read command the bits 5:4 are set to '0' again automatically.

Figure 50: AS1119 Status Register Format

0x0D AS1119 Status Register					
Bit	Bit Name	Default	Access	Bit Description	
7	-	0	n/a		
6	Movie status		R	0: No movie is playing 1: One movie is playing	
5:4	Interrupt	00	R	00: No Interrupt triggered 01: POR triggered an interrupt <sup>(1)</sup> 10: I <sup>2</sup> C monitor triggered an interrupt 11: Both (I <sup>2</sup> C and POR) triggered an interrupt	
3:0	actual displayed frame	000	R	000: Frame 0 001: Frame 1 010: Frame 2 011: Frame 3 100: Frame 4 101: Frame 5	

#### Note(s):


1. The power-on reset is part of the start sequence, hence after start-up this bit is also set.





## Package Drawings & Markings

Figure 51: 36-Pin WL-CSP



# amu

Figure 52: 36-Pin WL-CSP Marking




Figure 53: Packaging Code

XXXX

Tracecode



## Ordering & Contact Information

The devices are available as the standard products shown in Figure 54.

Figure 54: Ordering Information

Ordering Code	Package	Marking	Description	Delivery Form	Delivery Quantity
AS1119-BWLT	36-Pin WL-CSP	AS1119	144-LED Cross-Plexing Driver with 320mA Charge-Pump	Tape & Reel	1000 pcs/reel

Buy our products or get free samples online at: www.ams.com/ICdirect

Technical Support is available at: www.ams.com/Technical-Support

Provide feedback about this document at: www.ams.com/Document-Feedback

For further information and requests, e-mail us at: ams\_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

#### Headquarters

ams AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe

Tel: +43 (0) 3136 500 0

Website: www.ams.com

## RoHS Compliant & ams Green Statement

**RoHS:** The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

**ams Green (RoHS compliant and no Sb/Br):** ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

**Important Information:** The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

# amu

## Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

## **Document Status**

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs



## **Revision Information**

Changes from 1.04 to current revision 2-00 (2016-Sep-21)	Page
Content of austriamicrosystems datasheet was converted to latest <b>ams</b> design	
Added Figure 1	1
Updated Figure 2	2
Updated Figure 3	3
Updated Figure 4	4
Updated Figure 10	9
Updated Figure 42	41
Updated Figure 52	49
Updated Figure 53	49

#### Note(s):

1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

2. Correction of typographical errors is not explicitly mentioned.

### **Content Guide**

- 1 General Description
- 1 Key Benefits & Features
- 2 Applications
- 3 Block Diagram
- 4 Pin Assignments
- 6 Absolute Maximum Ratings
- 7 Electrical Characteristics
- **10** Typical Operating Characteristics

#### 15 Detailed Description

- 15 l<sup>2</sup>C Interface
- 17 I<sup>2</sup>C Device Address Byte
- 18 Command Byte
- 19 Initial Power-Up
- 19 Shutdown Mode

#### 20 Register Description

- 20 Register Selection
- 21 Data Definition of Single Frames
- 21 2 Blocks with 8x9 LED Matrix
- 30 3 Blocks with 5×6 LED Matrix
- 37 Control-Registers
- 38 Frame Address Register (0x00)
- 39 Frame Play Register (0x01)
- 40 Frame Time Register (0x02)
- 41 Display Option Register (0x03)
- 42 AS1119 Config Register (0x04)
- 43 Current Source Block A, B, C Registers (0x05, 0x06, 0x07)
- 44 Charge Pump Config Register (0x08)
- 45 Open/Short Test Register (0x09)
- 45 Shutdown Register (0x0A)
- 46 I<sup>2</sup>C Interface Monitoring Register (0x0B)
- 46 Open/Short Status Register (0x0C)
- 47 AS1119 Status Register (0x0D)
- 48 Package Drawings & Markings
- 50 Ordering & Contact Information
- 51 RoHS Compliant & ams Green Statement
- 52 Copyrights & Disclaimer
- 53 Document Status
- 54 Revision Information