Registered Hex ECL to TTL Translator

Description

The MC10/100H605 is a 6-bit, registered, dual supply ECL to TTL translator. The device features differential ECL inputs for both data and clock. The TTL outputs feature balanced 24 mA sink/source capabilities for driving transmission lines.

With its differential ECL inputs and TTL outputs the H605 device is ideally suited for the receive function of a HPPI bus type board-to-board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

A V_{BB} reference voltage is supplied for use with single-ended data or clock. For single-ended applications the V_{BB} output should be connected to the "bar" inputs $(\overline{Dn} \text{ or } \overline{CLK})$ and bypassed to ground via a $0.01~\mu F$ capacitor. To minimize the skew of the device differential clocks should be used.

The ECL level Master Reset pin is asynchronous and common to all flip-flops. A "HIGH" on the Master Reset forces the Q outputs "LOW".

The device is available in either ECL standard: the 10H device is compatible with MECL 10H[™] logic levels while the 100H device is compatible with 100K logic levels.

Features

- Differential ECL Data and Clock Inputs
- 24 mA Sink, 24 mA Source TTL Outputs
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- 2.0 ns Part-to-Part Skew
- Pb–Free Packages are Available*



ON Semiconductor®

http://onsemi.com



PLCC-28 FN SUFFIX CASE 776

MARKING DIAGRAM*



xxx = 10 or 100

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





Figure 1. Pinout: PLCC-28 (Top View)






Figure 2. Logic Diagram

MR

 V_{BB} .

Table 2. TRUTH TABLE

| Dn | MR | TCLK/CLK | Qn+1 |
|----|----|----------|------|
| | L | Z | L |
| Н | L | Z | H |
| Х | Н | X | L |

Z = LOW to HIGH Transition

Table 3. 10H ECL DC CHARACTERISTICS (V_{CCT} = +5.0 V ±10%; V_{EE} = -5.20 V ±5%)

| | | | 0°C | | 25°C | | | 85°C | | | | |
|--------------------------|--------------------------------|---|-------------------------|-----|-------|-------------------------|-----|-------|-------------------------|-----|-------|------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Supply Current | | | 63 | 75 | | 63 | 75 | | 61 | 75 | mA |
| I _{INH} | Input High Current | | | | 255 | | | 175 | | | 175 | μΑ |
| I _{INL} | Input Low Current | | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |
| V _{IH} | Input High Voltage | | -1170 | | -840 | -1130 | | -810 | -1060 | | -720 | mV |
| V _{IL} | Input Low Voltage | | -1950 | | -1480 | -1950 | | -1480 | -1950 | | -1480 | mV |
| V _{BB} | Output Bias Voltage | | -1400 | | -1280 | -1370 | | -1270 | -1330 | | -1210 | mV |
| V _{Diff} | Input Differential Voltage | | 150 | | | 150 | | | 150 | | | mV |
| V _{max} CMRR | Input Common Mode Reject Range | | | | 0 | | | 0 | | | 0 | mV |
| V _{min} CMRR | Input Common Mode Reject Range | V _{EE} = -4.94 V _{EE} = -5.20 V _{EE} = -5.46 | -2800 -3000 -3300 | | | -2800 -3000 -3300 | | | -2800 -3000 -3300 | | | mV |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 4. 100H ECL DC CHARACTERISTICS ($V_{CCT} = +5.0 \text{ V} \pm 5\%$; $V_{EE} = -4.2 \text{ V} \text{ to } 5.5 \text{ V}$)

| | | | 0°C | | 25°C | | | | | | | |
|--------------------------|--------------------------------|---|-------------------------|-----|-------|-------------------------|-----|-------|-------------------------|-----|-------|------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Supply Current | | | 65 | 75 | | 65 | 75 | | 70 | 85 | mA |
| I _{INH} | Input High Current | | | | 255 | | | 175 | | | 175 | μΑ |
| I _{INL} | Input Low Current | | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |
| V _{IH} | Input High Voltage | | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V _{IL} | Input Low Voltage | | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| V_{BB} | Reference Voltage | | -1400 | | -1280 | -1400 | | -1280 | -1400 | | -1200 | mV |
| V_{Diff} | Input Differential Voltage | | 150 | | | 150 | | | 150 | | | mV |
| V _{max} CMRR | Input Common Mode Reject Range | | | | 0 | | | 0 | | | 0 | mV |
| V _{min} CMRR | Input Common Mode Reject Range | V _{EE} = -4.20 V _{EE} = -4.50 V _{EE} = -4.80 | -2000 -2200 -2400 | | | -2000 -2200 -2400 | | | -2000 -2200 -2400 | | | mV |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. TTL DC CHARACTERISTICS ($V_{CCT} = +5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H); $V_{EE} = -4.2 \text{ V}$ to 5.5 V (100H))

| | | | | 0°C | | 25°C | | | 85°C | | | |
|------------------|---------------------------------|-------------------------|-----|-----|-----|------|-----|-----|------|-----|-----|------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{CCL} | Supply Current | Outputs Low | | 65 | 75 | | 65 | 75 | | 65 | 75 | mA |
| I _{CCH} | Supply Current | Outputs High | | 65 | 75 | | 65 | 75 | | 65 | 75 | mA |
| V _{OL} | Output Low Voltage | I _{OL} = 24 mA | | | 500 | | | 500 | | | 500 | mV |
| V _{OH} | Output High Voltage | I _{OH} = 24 mA | 2.5 | | | 2.5 | | | 2.5 | | | mV |
| I _{OS} | Output Short Circuit Current | V _{OUT} = 0 V | 100 | | 225 | 100 | | 225 | 100 | | 225 | mA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 6. AC TEST LIMITS ($V_{CCT} = +5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H); $V_{EE} = -4.2 \text{ V} \pm 0.5.5 \text{ V}$ (100H))

| | | | | 0°C | | 25°C | | | 85°C | | | |
|-------------------|---|--|------------|------------|------------|------------|------------|------------|------------|------------|------------|------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| t _{PLH} | Propagation Delay CLK to Q (Diff) CLK to Q (SE) | Across P.S. and Temp C _L = 50 pF | 4.5 4.3 | 5.3 5.3 | 6.5 6.7 | 4.5 4.3 | 5.4 5.4 | 6.5 6.7 | 4.5 4.3 | 5.6 5.6 | 6.5 6.7 | ns |
| t _{PHL} | Propagation Delay CLK to Q (Diff) CLK to Q (SE) | Across P.S. and Temp C _L = 50 pF | 4.0 3.8 | 5.0 5.0 | 6.0 6.2 | 4.0 3.8 | 5.1 5.1 | 6.0 6.2 | 4.0 3.8 | 5.5 5.5 | 6.0 6.2 | ns |
| t _{PHL} | Propagation Delay MR to Q | Across P.S. and Temp C _L = 50 pF | 2.5 | 4.9 | 7.0 | 2.5 | 5.2 | 7.0 | 3.0 | 5.8 | 7.5 | ns |
| t _{SKEW} | Device Skew Part-to-Part (Diff) Within-Device | C _L = 50 pF | | 1.0 0.3 | 2.0 0.7 | | 1.0 0.3 | 2.0 0.7 | | 1.0 0.3 | 2.0 0.7 | ns |
| t _S | Setup Time | | 1.5 | | | 1.5 | | | 1.5 | | | ns |
| t _H | Hold Time | | 1.5 | | | 1.5 | | | 1.5 | | | ns |
| t _{PW} | Minimum Pulse Width CLK | | 1.0 | | | 1.0 | | | 1.0 | | | ns |
| t _{PW} | Minimum Pulse Width MR | | 1.0 | | | 1.0 | | | 1.0 | | | ns |
| V_{PP} | Minimum Input Swing | Peak-to-Peak | 150 | | | 150 | | | 150 | | | mV |
| t _r | Rise Time | 1.0 V to 2.0 V | 0.7 | 1.0 | 1.5 | 0.7 | 1.0 | 1.5 | 0.7 | 1.0 | 1.5 | ns |
| t _f | Fall Time | 1.0 V to 2.0 V | 0.5 | 0.7 | 1.2 | 0.5 | 0.7 | 1.2 | 0.5 | 0.7 | 1.2 | ns |
| t _{RR} | Reset/Recovery Time | | 2.5 | | | 2.5 | | | 2.5 | | | ns |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

ORDERING INFORMATION

| Device | Package | Shipping [†] | | |
|----------------|----------------------|-----------------------|--|--|
| MC10H605FN | PLCC-28 | 37 Units / Rail | | |
| MC10H605FNG | PLCC-28 (Pb-Free) | 37 Units / Rail | | |
| MC10H605FNR2 | PLCC-28 | 500 / Tape & Reel | | |
| MC10H605FNR2G | PLCC-28 (Pb-Free) | 500 / Tape & Reel | | |
| MC100H605FN | PLCC-28 | 37 Units / Rail | | |
| MC100H605FNG | PLCC-28 (Pb-Free) | 37 Units / Rail | | |
| MC100H605FNR2 | PLCC-28 | 500 / Tape & Reel | | |
| MC100H605FNR2G | PLCC-28 (Pb-Free) | 500 / Tape & Reel | | |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

PLCC-28 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 776-02 ISSUE E



- DATUMS -L-, -M-, AND -N- DETERMINED
 WHERE TOP OF LEAD SHOULDER EXITS
- PLASTIC BODY AT MOLD PARTING LINE.

 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.

 3. DIMENSIONS R AND U DO NOT INCLUDE
- MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- 0.010 (0.250) PER SIDE.
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 5. CONTROLLING DIMENSION: INCH.
 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BUIRDS, GATE BUIRDS, AND INTERLIFAD. BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

| | INC | HES | MILLIN | IETERS |
|-----|-------|-------|--------|--------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 0.485 | 0.495 | 12.32 | 12.57 |
| В | 0.485 | 0.495 | 12.32 | 12.57 |
| С | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 | BSC | 1.27 | BSC |
| Н | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | | 0.51 | |
| K | 0.025 | | 0.64 | |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| ٧ | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| Х | 0.042 | 0.056 | 1.07 | 1.42 |
| Υ | | 0.020 | | 0.50 |
| Z | 2 ° | 10° | 2° | 10° |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.040 | | 1.02 | |

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC). MECL 10H is a trademark of Motorola. Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative