# 2.5V/3.3V 1:24 Differential ECL/PECL Clock Driver with Clock Select and Output Enable

The NB100LVEP224 is a low skew 1-to-24 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The part is designed for use in low voltage applications which require a large number of outputs to drive precisely aligned low skew signals to their destination. The two clock inputs are differential ECL/PECL and they are selected by the CLK\_SEL pin. To avoid generation of a runt clock pulse when the device is enabled/disabled, the Output Enable ( $\overline{OE}$ ) is synchronous ensuring the outputs will only be enabled/disabled when they are already in LOW state (See Figure 4).

The NB100LVEP224 guarantees low output-to-output skew. The optimal design, layout, and processing minimize skew within a device and from lot to lot. In any differential output, the same bias and termination scheme is required. Unused output pairs should be left unterminated (open) to "reduce power and switching noise as much as possible." Any unused single line of a differential pair should be terminated the same as the used line to maintain balanced loads on the differential driver outputs. The wide VIHCMR specification allows both pair of CLOCK inputs to accept LVDS levels.

The NB100LVEP224, as with most other ECL devices, can be operated from a positive  $V_{CC}$  supply in LVPECL mode. This allows the LVEP224 to be used for high performance clock distribution in +3.3~V or +2.5~V systems. Single-ended CLK input operation is limited to a  $V_{CC} \geq 3.0~V$  in LVPECL mode, or  $V_{EE} \leq -3.0~V$  in NECL mode. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For more information on PECL terminations, designers should refer to Application Note AND8020/D.

- 20 ps Typical Output-to-Output Skew
- 75 ps Typical Device-to- Device Skew
- Maximum Frequency > 1 GHz
- 650 ps Typical Propagation Delay
- LVPECL Mode Operating Range:
   V<sub>CC</sub> = 2.375 V to 3.8 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range:
   V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -2.375 V to -3.8 V
- Internal Input Pulldown Resistors
- $\bullet\,$  Q Output will Default Low with Inputs Open or at  $V_{EE}$
- Thermally Enhanced 64-Lead LQFP
- CLOCK Inputs are LVDS-Compatible; Requires External 100 Ω
   LVDS Termination Resistor




http://onsemi.com

#### MARKING DIAGRAM\*



64-LEAD LQFP CASE 848G THERMALLY ENHANCED FA SUFFIX




= Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

\*For additional information, see Application Note AND8002/D

#### ORDERING INFORMATION

| Device           | Package | Shipping         |
|------------------|---------|------------------|
| NB100LVEP224FA   | LQFP-64 | 160 Units/Tray   |
| NB100LVEP224FAR2 | LQFP-64 | 1500/Tape & Reel |



All  $V_{CC}$ ,  $V_{CCO}$ , and  $V_{EE}$  pins must be externally connected to appropriate Power Supply to guarantee proper operation. The thermally conductive exposed pad on package bottom (see package case drawing) must be attached to a heat-sinking conduit, capable of transferring 1.2 Watts. This exposed pad is electrically connected to  $V_{EE}$  internally.

Figure 1. 64-Lead LQFP Pinout (Top View)

#### **PIN DESCRIPTION**

| PIN  | FUNCTION  |
|--|---|
| CLK0*, CLK0**<br>CLK1*, CLK1**<br>CLK_SEL*<br>OE*<br>Q0-Q23, Q0-Q23<br>Vcc, Vcco<br>VEE*** | ECL Differential Input Clock ECL Differential Input Clock ECL Input CLK Select ECL Output Enable ECL Differential Outputs Positive Supply Negative Supply |

<sup>\*</sup> Pins will default LOW when left open.

#### **FUNCTION TABLE**

| ŌĒ (1) | CLK_SEL | Q0-Q23                 | Q0-Q23                 |
|--------|---------|------------------------|------------------------|
| TIT    | ILI     | CLK0<br>CLK1<br>L<br>L | CLKO<br>CLK1<br>H<br>H |

The OE (Output Enable) signal is synchronized with the falling edge of the LVPECL\_CLK signal.

<sup>\*\*</sup> Pins will default HIGH when left open.

 $<sup>^{\</sup>star\star\star}$  The thermally conductive exposed pad on the bottom of the package is electrically connected to  $V_{EE}$  internally.




Figure 2. Logic Diagram

# **ATTRIBUTES**

| Characterist                     | Value   |                             |
|----------------------------------|---|-----------------------------|
| Internal Input Pulldown Resistor | 75 kΩ   |                             |
| Internal Input Pullup Resistor   | 37.5 kΩ   |                             |
| ESD Protection                   | Human Body Model<br>Machine Model<br>Charged Device Model | > 2 kV<br>> 150 V<br>> 2 kV |
| Moisture Sensitivity (Note 1)    |   | Level 3                     |
| Flammability Rating              | Oxygen Index: 28 to 34                                    | UL 94 V-0 @ 0.125 in        |
| Transistor Count                 | 654 Devices   |                             |
| Meets or exceeds JEDEC Spec EIA  | /JESD78 IC Latchup Test                                   |                             |

<sup>1.</sup> For additional information, refer to Application Note AND8003/D.

## MAXIMUM RATINGS (Note 2)

| Symbol               | Parameter  | Condition 1                                    | Condition 2   | Rating            | Units |
|----------------------|--|--|---|-------------------|-------|
| V <sub>CC</sub>      | PECL Mode Power Supply   | V <sub>EE</sub> = 0 V                          |   | 6                 | V     |
| V <sub>EE</sub>      | NECL Mode Power Supply   | V <sub>CC</sub> = 0 V                          |   | -6                | V     |
| VI                   | PECL Mode Input Voltage<br>NECL Mode Input Voltage                     | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V | $\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$ | 6 to 0<br>-6 to 0 | V     |
| T <sub>A</sub>       | Operating Temperature Range  |  |   | 0 to +85          | °C    |
| T <sub>stg</sub>     | Storage Temperature Range  |  |   | -65 to +150       | °C    |
| $\theta_{JA}$        | Thermal Resistance (Junction-to-Ambient) (See Application Information) | 0 LFPM<br>500 LFPM                             | 64 LQFP<br>64 LQFP  | 35.6<br>30        | °C/W  |
| $\theta_{\text{JC}}$ | Thermal Resistance (Junction-to-Case) (See Application Information)    | 0 LFPM<br>500 LFPM                             | 64 LQFP<br>64 LQFP  | 3.2<br>6.4        | °C/W  |
| T <sub>sol</sub>     | Wave Solder  | < 2 to 3 sec @ 248°C                           |   | 265               | °C    |

<sup>2.</sup> Maximum Ratings are those values beyond which device damage may occur.

#### LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 2.5 V; V<sub>EE</sub> = 0 V (Note 3)

|                    |   |             | -40 °C |      |             | 25°C |      |             | 85°C |      |      |
|--------------------|---|-------------|--------|------|-------------|------|------|-------------|------|------|------|
| Symbol             | Characteristic  | Min         | Тур    | Max  | Min         | Тур  | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub>    | Power Supply Current  | 130         | 160    | 195  | 135         | 165  | 200  | 140         | 165  | 205  | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 8)  | 1355        | 1480   | 1605 | 1355        | 1480 | 1605 | 1355        | 1480 | 1605 | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 8)   | 555         | 680    | 900  | 555         | 680  | 900  | 555         | 680  | 900  | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended) (Note 9)                                  | 1335        |        | 1620 | 1335        |      | 1620 | 1275        |      | 1620 | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended) (Note 9)                                   | 555         |        | 900  | 555         |      | 900  | 555         |      | 900  | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 10)<br>CLK/CLK | 1.2         |        | 2.5  | 1.2         |      | 2.5  | 1.2         |      | 2.5  | V    |
| I <sub>IH</sub>    | Input HIGH Current  |             |        | 150  |             |      | 150  |             |      | 150  | μΑ   |
| I <sub>IL</sub>    | Input LOW Current CLK CLK   | 0.5<br>-150 |        |      | 0.5<br>-150 |      |      | 0.5<br>-150 |      |      | μΑ   |

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 3. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary + 0.125 V to -1.3 V.
- 4. All outputs loaded with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 5. Do not use V<sub>BB</sub> at VCC < 3.0 V.
- 6. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

#### LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V; V<sub>EE</sub> = 0 V (Note 7)

| •                  |  | -40 °C 25°C |      |      |             | 25°C 85°C |      |             |      |      |      |
|--------------------|--|-------------|------|------|-------------|-----------|------|-------------|------|------|------|
| Symbol             | Characteristic   | Min         | Тур  | Max  | Min         | Тур       | Max  | Min         | Тур  | Max  | Unit |
| I <sub>EE</sub>    | Power Supply Current   | 140         | 165  | 195  | 145         | 175       | 205  | 145         | 175  | 210  | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 8)   | 2155        | 2280 | 2405 | 2155        | 2280      | 2405 | 2155        | 2280 | 2405 | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 8)  | 1355        | 1480 | 1700 | 1355        | 1480      | 1700 | 1355        | 1480 | 1700 | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended) (Note 9)                                     | 2135        |      | 2420 | 2135        |           | 2420 | 2135        |      | 2420 | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended) (Note 9)                                      | 1355        |      | 1700 | 1355        |           | 1700 | 1355        |      | 1700 | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 10) (Figure<br>5) | 1.2         |      | 3.3  | 1.2         |           | 3.3  | 1.2         |      | 3.3  | V    |
| I <sub>IH</sub>    | Input HIGH Current   |             |      | 150  |             |           | 150  |             |      | 150  | μΑ   |
| I <sub>IL</sub>    | Input LOW Current CLK  | 0.5<br>-150 |      |      | 0.5<br>-150 |           |      | 0.5<br>-150 |      |      | μΑ   |

100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

7. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.925 V to -0.5 V.

- 8. All outputs loaded with 50  $\Omega$  to V<sub>CC</sub> 2.0 V. 9. Single ended input operation is limited V<sub>CC</sub>  $\geq$  3.0 V in LVPECL mode.
- 10.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

#### NECL DC CHARACTERISTICS $V_{CC} = 0 \text{ V}, V_{EE} = -2.375 \text{ V}$ to -3.8 V (Note 11)

|                    |  |                 | -40 °C 25°C |            |                 |            |            |                 |            |            |      |
|--------------------|--|-----------------|-------------|------------|-----------------|------------|------------|-----------------|------------|------------|------|
| Symbol             | Characteristic   | Min             | Тур         | Max        | Min             | Тур        | Max        | Min             | Тур        | Max        | Unit |
| I <sub>EE</sub>    | Power Supply Current $V_{EE} = -2.5 \text{ V}$<br>$V_{EE} = -3.3 \text{ V}$    | 130<br>140      | 160<br>165  | 195<br>195 | 135<br>145      | 165<br>175 | 200<br>205 | 140<br>145      | 165<br>175 | 205<br>210 | mA   |
| V <sub>OH</sub>    | Output HIGH Voltage (Note 12)  | -1 145          | -1020       | -895       | -1 145          | -1020      | -895       | -1 145          | -1020      | -895       | mV   |
| V <sub>OL</sub>    | Output LOW Voltage (Note 12)   | -1945           | -1820       | -1600      | -1945           | -1820      | -1600      | -1945           | -1820      | -1600      | mV   |
| V <sub>IH</sub>    | Input HIGH Voltage (Single-Ended) (Note 13)                                    | -1 165          |             | -880       | -1 165          |            | -880       | -1 165          |            | -880       | mV   |
| V <sub>IL</sub>    | Input LOW Voltage (Single-Ended) (Note 13)                                     | -1945           |             | -1600      | -1945           |            | -1600      | -1945           |            | -1600      | mV   |
| V <sub>IHCMR</sub> | Input HIGH Voltage Common Mode<br>Range (Differential) (Note 14)<br>(Figure 5) | V <sub>EE</sub> | + 1.2       | 0.0        | V <sub>EE</sub> | + 1.2      | 0.0        | V <sub>EE</sub> | + 1.2      | 0.0        | V    |
| I <sub>IH</sub>    | Input HIGH Current   |                 |             | 150        |                 |            | 150        |                 |            | 150        | μΑ   |
| I <sub>IL</sub>    | Input LOW Current CLK CLK  | 0.5<br>-150     |             |            | 0.5<br>-150     |            |            | 0.5<br>-150     |            |            | μΑ   |

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 11. Input and output parameters vary 1:1 with V<sub>CC</sub>.
- 12. All outputs loaded with 50  $\Omega$  to  $V_{CC}$  2.0 V.
- 13. Single ended input operation is limited  $V_{EE} \le -3.0 \text{ V}$  in NECL mode.

#### AC CHARACTERISTICS $V_{CC} = 2.375 \text{ V}$ to 3.8 V; $V_{EE} = 0 \text{ V}$ (Note 15)

|                                      |   |                   | -40 °C            |            | 25°C              |                   |            | 85°C              |                   |              |                |
|--------------------------------------|---|-------------------|-------------------|------------|-------------------|-------------------|------------|-------------------|-------------------|--------------|----------------|
| Symbol                               | Characteristic  | Min               | Тур               | Max        | Min               | Тур               | Max        | Min               | Тур               | Max          | Unit           |
| V <sub>Opp</sub>                     | Differential Output Voltage (Figure 3) $ \begin{aligned} f_{out} < 50 \text{ MHz} \\ f_{out} < 0.8 \text{ GHz} \\ f_{out} < 1.0 \text{ GHz} \end{aligned} $ | 600<br>600<br>600 | 750<br>750<br>700 |            | 600<br>600<br>525 | 725<br>725<br>650 |            | 575<br>550<br>400 | 700<br>650<br>525 |              | mV<br>mV<br>mV |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay (Differential)  CLKx-Qx  CLK_SELx-Qx  | 500<br>600        | 600<br>700        | 700<br>800 | 550<br>650        | 650<br>800        | 750<br>900 | 650<br>750        | 750<br>850        | 1000<br>1150 | ps<br>ps       |
| t <sub>skew</sub>                    | Within-Device Skew (Note 16)<br>Device-to-Device Skew (Note 17)   |                   | 20<br>50          | 40<br>300  |                   | 20<br>50          | 40<br>300  |                   | 35<br>100         | 60<br>300    | ps<br>ps       |
| t <sub>JITTER</sub>                  | Random Clock Jitter (Figure 3) (RMS)  |                   | 1                 | 5          |                   | 1                 | 5          |                   | 1                 | 5            | ps             |
| V <sub>PP</sub>                      | Input Swing (Differential) (Note 19) (Figure 5)   | 200               | 800               | 1200       | 200               | 800               | 1200       | 200               | 800               | 1200         | mV             |
| t <sub>S</sub>                       | OE Set Up Time (Note 18)  |                   |                   |            | 200               |                   |            | 200               |                   |              | ps             |
| t <sub>H</sub>                       | OE Hold Time  | 200               |                   |            | 200               |                   |            | 200               |                   |              | ps             |
| t <sub>r</sub> /t <sub>f</sub>       | Output Rise/Fall Time<br>(20%-80%)  | 100               | 200               | 300        | 100               | 200               | 300        | 150               | 250               | 350          | ps             |

<sup>15.</sup> Measured with PECL 750 mV source, 50% duty cycle clock source. All outputs loaded with 50  $\Omega$  to V<sub>CC</sub> - 2 V.

<sup>14.</sup> V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

<sup>16.</sup> Skew is measured between outputs under identical transitions and conditions on any one device.

<sup>17.</sup> Device-to-Device skew for identical transitions at identical V<sub>CC</sub> levels.

<sup>18.</sup> OE Set Up Time is defined with respect to the falling edge of the clock. OE High-to-Low transition ensures outputs remain disabled during the next clock cycle. OE Low-to-High transition enables normal operation of the next input clock.

<sup>19.</sup> V<sub>PP</sub> is the differential input voltage swing required to maintain AC characteristics including t<sub>PD</sub> and device-to-device skew.




Figure 3. Output Amplitude (V<sub>OPP</sub>) versus Input Frequency and Random Clock Jitter (t<sub>JITTER</sub>)




Figure 4. Output Enable (OE) Timing Diagram




Figure 5. LVPECL Differential Input Levels

#### **Resource Reference of Application Notes**

AN1405 - ECL Clock Distribution Techniques

AND8002 - Marking and Date Codes

AND8009 - ECLinPS Plus Spice I/O Model Kit

AND8020 - Termination of ECL Logic Devices

For an updated list of Application Notes, please see our website at http://onsemi.com.

#### **APPLICATIONS INFORMATION**

# Using the thermally enhanced package of the NB100LVEP224

The NB100LVEP224 uses a thermally enhanced 64-lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed metal pad will provide the low thermal impedance that supports the power consumption of the NB100LVEP224 high-speed bipolar integrated circuit and will ease the power management task for the system design. In multilayer board designs, a thermal land pattern on the printed circuit board and thermal vias are recommended to maximize both the removal of heat from the package and electrical performance of the NB100LVEP224. The size of the land pattern can be larger, smaller, or even take on a different shape than the exposed pad on the package. However, the solderable area should be at least the same size and shape as the exposed pad on the package. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal conduit. The thermal vias will connect the exposed pad of the package to internal copper planes of the board. The number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern.

The recommended thermal land design for NB100LVEP224 applications on multi-layer boards comprises a 4 X 4 thermal via array using a 1.2 mm pitch as shown in Figure 6 providing an efficient heat removal path.




Figure 6. Recommended Thermal Land Pattern

The via diameter should be approximately 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via may result in voiding during the solder process and must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will

supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for the exposed pad package is equivalent to standard surface mount packages. Figure 7, "Recommended solder mask openings", shows a recommended solder mask opening with respect to a 4 X 4 thermal via array. Because a large solder mask opening may result in a poor rework release, the opening should be subdivided as shown in Figure 7. For the nominal package standoff of 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.




Figure 7. Recommended Solder Mask Openings

Proper thermal management is critical for reliable system operation. This is especially true for high-fanout and high output drive capability products.

For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided:

Table 1. Thermal Resistance \*

| LFPM | θJA °C/W | θ]C ∘C\M |
|------|----------|----------|
| 0    | 35.6     | 3.2      |
| 100  | 32.8     | 4.9      |
| 500  | 30.0     | 6.4      |


<sup>\*</sup> Junction to ambient and Junction to board, four-conductor layer test board (2S2P) per JESD 51-8

These recommendations are to be used as a guideline, only. It is therefore recommended that users employ sufficient thermal modeling analysis to assist in applying the general recommendations to their particular application to assure adequate thermal performance. The exposed pad of the NB100LVEP224 package  $\underline{is}$  electrically shorted to the substrate of the integrated circuit and  $V_{EE}$ . The thermal land should be electrically connected to  $V_{EE}$ .

#### PACKAGE DIMENSIONS

#### **LQFP FA SUFFIX**

64-LEAD PACKAGE CASE 848G-02 **ISSUE A** 



**VIEW AG-AG** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- Y14.5M, 1982.
  CONTROLLING DIMENSION: MM.
  DATUM PLANE "E" IS LOCATED AT BOTTOM OF
  LEAD AND IS COINCIDENT WITH THE LEAD
  WHERE THE LEAD EXITS THE PLASTIC BODY AT
  THE BOTTOM OF THE PARTING PLANE.
  DATUM "X", "Y" AND "Z" TO BE DETERMINED AT
  DATUM PLANE DATUM "E".
- DIMENSIONS M AND L TO BE DETERMINED AT SEATING PLANE DATUM "T".
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE
- INCLUDE MOLD MISMATCH AND ARE
  DETERMINED AT DATUM PLAND "E".
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL NOT CAUSE THE LEAD
  WIDTH TO EXCEED THE MAXIMUM D DIMENSION
  BY MORE THAN 0.08 (0.003). DAMBAR CANNOT
  BE LOCATED ON THE LOWER RADIUS OR THE
  COCT MISMAN SPACE BETWEEN PROTRUSION. FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).
  EXACT SHAPE OF EACH CORNER IS OPTIONAL.

|     | MILLIN | IETERS | INCHES    |       |  |  |  |
|-----|--------|--------|-----------|-------|--|--|--|
| DIM | MIN    | MAX    | MIN       | MAX   |  |  |  |
| Α   | 10.00  | BSC    | 0.394 BSC |       |  |  |  |
| В   | 10.00  | BSC    | 0.394     | BSC   |  |  |  |
| С   | 1.35   | 1.45   | 0.053     | 0.057 |  |  |  |
| D   | 0.17   | 0.27   | 0.007     | 0.011 |  |  |  |
| F   | 0.45   | 0.75   | 0.018     | 0.030 |  |  |  |
| G   | 0.50   | BSC    | 0.020     | BSC   |  |  |  |
| Н   | 1.00   | REF    | 0.039     | BSC   |  |  |  |
| J   | 0.09   | 0.20   | 0.004     | 0.008 |  |  |  |
| K   | 0.05   | 0.15   | 0.002     | 0.006 |  |  |  |
| L   | 12.00  | BSC    | 0.472 BSC |       |  |  |  |
| М   | 12.00  | BSC    | 0.472 BSC |       |  |  |  |
| N   | 0.20   |        | 0.008     |       |  |  |  |
| P   | 0 °    | 7°     | 0 °       | 7°    |  |  |  |
| R   | 0 °    |        | 0 °       |       |  |  |  |
| S   |        | 1.60   |           | 0.063 |  |  |  |
| ٧   | 11 °   | 13 °   | 11 °      | 13 °  |  |  |  |
| W   | 11 °   | 13 °   | 11 °      | 13 °  |  |  |  |
| AA  | 0.17   | 0.23   | 0.007     | 0.009 |  |  |  |
| AB  | 0.09   | 0.16   | 0.004     | 0.006 |  |  |  |
| AC  | 0.08   |        | 0.003     |       |  |  |  |
| AD  | 0.08   |        | 0.003     |       |  |  |  |
| ΑE  | 4.50   | 4.78   | 0.180     | 0.188 |  |  |  |
| AF  | 4.50   | 4.78   | 0.180     | 0.188 |  |  |  |



ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.