

http://onsemi.com

Advance Information

Thick-Film Hybrid IC

Inverter Power H-IC for 3-phase Motor Drive

Overview

This "Inverter Power H-IC" is highly integrated device containing all High Voltage (HV) control from HV-DC to 3-phase outputs in a single DIP module (Dual-In line Package). Output stage uses IGBT/FRD technology and implements Under Voltage Protection (UVP) and Over Current Protection (OCP) with a Fault Detection output flag. Internal Boost diodes are provided for high side gate boost drive.

Function

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control input and status output are at low voltage levels directly compatible with microcontrollers
- Cross conduction prevention
- Externally accessible embedded thermistor for substrate temperature measurement
- The level of the over-current protection current is adjustable with the external resistor, "RSD"

Certification

• UL1557 (File Number: E339285)

Specifications

Absolute Maximum Ratings at Tc = 25°C

| Parameter | Symbol | Remarks | Ratings | Unit |
|---------------------------|--------------------------------|---|---------------------------------------|------|
| Supply voltage | Vcc | P to N, surge < 500V *1 | 450 | V |
| Collector-emitter voltage | VCE | P to U, V, W or U, V, W to N | 600 | V |
| Output ourrent | P. N. U. V. W terminal current | | ±30 | Α |
| Output current | lo | P, N, U, V, W terminal current, Tc=100°C | ±15 | A |
| Output peak current | lop | P, N, U, V, W terminal current, PW=1ms | ±49 | Α |
| Pre-driver supply voltage | VD1, 2, 3, 4 | VB1 to VS1, VB2 to VS2, VB3 to VS3, V_{DD} to V_{SS} *2 | 20 | V |
| Input signal voltage | VIN | HIN1, 2, 3, LIN1, 2, 3 | -0.3 to $V_{\mbox{\scriptsize DD}}$ | V |
| FAULT terminal voltage | VFAULT | FAULT terminal | -0.3 to $V_{\hbox{\scriptsize DD}}$ | V |
| Maximum loss | Pd | IGBT per channel | 56.8 | W |
| Junction temperature | Tj | IGBT,FRD | 150 | °C |
| Storage temperature | Tstg | | -40 to +125 | °C |
| Operating temperature | Tc | HIC case | -20 to +100 | °C |
| Tightening torque | MT | A screw part at use M4 type screw *3 | 1.17 | Nm |
| Withstand voltage | Vis | 50Hz sine wave AC 1 minute *4 | 2000 | VRMS |

Reference voltage is N terminal = V_{SS} terminal voltage unless otherwise specified.

- *1: Surge voltage developed by the switching operation due to the wiring inductance between the P and N terminals.
- *2: Terminal voltage: VD1=VB1-VS1, VD2=VB2-VS2, VD3=VB3-VS3, VD4=VDD-VSS
- *3: Flatness of the heat-sink should be 0.25mm and below.
- *4: Test conditions: AC 2500V, 1 second.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This document contains information on a new product. Specifications and information herein are subject to change without notice

ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.

Electrical Characteristics at Tc = 25°C, VD1, VD2, VD3, VD4=15V

| | | | | Test | | Ratings | | l lm:t |
|---|-----------------------|--------------------------------|-----------------|----------|-------|-------------|----------|--------|
| Parameter | Symbol | Cond | ditions | circuit | Min. | Тур. | Max. | Unit |
| Power output section | | 1 | | | | | | |
| Collector to emitter cut-off current | ICE | V _{CE} =600V | | | - | - | 100 | μA |
| Bootstrap diode reverse current | IR(BD) | VR(BD)=600V | | Fig.1 | - | _ | 100 | μA |
| | () | (==) | Upper side | | - | 1.7 | 2.5 | Par 1 |
| Collector to emitter saturation | | Ic=30A | Lower side | 1 | - | 2.2 | 3.1 | 1 |
| voltage | V _{CE} (sat) | Ic=15A, | Upper side | Fig.2 | - | 1.4 | 0.1 | V |
| voltage | | Tj=100°C | Lower side | 1 | | 1.7 | _ | 1 |
| | | 1j=100 C | | | - | | - | |
| | | IF=30A | Upper side | 4 | - | 1.8 | 2.7 | _ |
| Diode forward voltage | VF | | Lower side | Fig.3 | - | 2.3 | 3.1 | V |
| G | | IF=15A, | Upper side | | - | 1.45 | - | |
| | | Tj=100°C | Lower side | | - | 1.7 | - | |
| live ation to according to the second | θj-c(T) | IGBT | | - | - | 1.8 | - | °C/W |
| Junction to case thermal resistance | θj-c(D) | FWD | | - | - | 2.3 | - | °C/W |
| Control (Pre-driver) section | | | | | | | | |
| Pre-drive power supply consumption | | VD1, 2, 3=15V | | | _ | 0.05 | 0.4 | |
| current | ID | VD4=15V | | Fig.4 | _ | 1.0 | 4.0 | mA |
| High level input voltage | Vin H | HIN1, HIN2, HIN | 13 | <u> </u> | 2.5 | - | | V |
| Low level input voltage | Vin L | 1 | • | | | | 0.8 | V |
| Logic 1 input leakage current | I _{IN+} | LIN1, LIN2, LIN3 to VSS | | - | - | 100 | 195 | μA |
| , , | I _{IN-} | VIN=+3.3V VIN=0V | | | | 100 | 195 | i - ' |
| Logic 0 input leakage current Protection section | 'IIN- | VIIN-UV | | | | | ı | μA |
| | | | | | | | | |
| Over-current protection electric current | ISD | PW=100μs,RSD=0Ω | | Fig.5 | 37 | - | 49 | Α |
| V_{dd} and V_{Bx} supply undervoltage | V _{ddUV+} | | | | 10.6 | 11.1 | 11.6 | V |
| positive going input threshold | V _{BxUV+} | | | | 10.0 | 11.1 | 11.0 | v |
| $V_{\mbox{\scriptsize DD}}$ and $V_{\mbox{\tiny Bx}}$ supply undervoltage | V _{ddUV} - | | | | 10.4 | 10.9 | 11.4 | V |
| negative going input threshold | V _{BxUV} - | | | | 10.4 | 10.9 | 11.4 | V |
| V_{dd} and V_{Bx} supply undervoltage | V_{ddUVH} | | | | | 0.0 | | |
| I _{lockout} hysteresis | V _{BxUVH} | | | | | 0.2 | | V |
| FAULT terminal input electric current | IOSD | VFAULT=0.1V | | - | 1 | 1.5 | - | mA |
| FAULT clearance delay time | FLTCLR | From time fault | condition clear | - | 18 | - | 80 | ms |
| Thermistor for substrate temperature monitor | Rt | Resistance betwand VSS(20) ter | ` , | - | 90 | - | 110 | kΩ |
| | | 33(=1) 15 | | | | | | |
| Switching character | tON | | | | | 0.0 | 1.5 | |
| Switching time | | lo=30A, Inductiv | e load | | - | 8.0 | 1.5 | μs |
| | tOFF | | | 4 | - | 1.0 | 2.0 | μs |
| Turn-on switching loss | Eon | lo=30A, V _{CC} =3 | 00V, | | - | 710 | - | μJ |
| Turn-off switching loss | Eoff | VD=15V, L=690 | | Fig.6 | - | 570 | - | μJ |
| Total switching loss | Etot | | • | _ | - | 1280 | - | μJ |
| Turn-on switching loss | Eon | Io=15A, V _{CC} =300V, | | | - | 360 | - | μJ |
| Turn-off switching loss | Eoff | VD=15V, L=690 | μH, | | - | 460 | - | μJ |
| Total switching loss | Etot | Tc=100°C | 2001/ | - | - | 820 | - | μJ |
| Diode reverse recovery energy | Erec | lo=15A, V _{CC} =3 | | | - | 16 | - | μJ |
| Diode reverse recovery time | Trr | VD=15V, L=690 Tc=100°C | μH, | | ı | 62 | - | ns |
| Reverse bias safe operating area | RBSOA | Io = 49A, V _{CE} =4 | 450V | | | Full square | <u> </u> | |
| Short circuit safe operating area | SCSOA | V _{CE} = 400V, Tc= | =100°C | | 4 | | | μs |
| Electric current output signal level | ISO | Io=30A | | | 0.384 | 0.405 | 0.427 | V |

Reference voltage is N terminal = V_{SS} terminal voltage unless otherwise specified.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Notes

1. When the internal protection circuit operates, a Fault signal is turned ON (When the Fault terminal is low level, Fault signal is ON state: output form is open DRAIN) but the Fault signal does not latch. After protection operation ends, it returns automatically within about 18ms to 80ms and resumes operation beginning condition. So, after Fault signal detection, set all input signals to OFF (Low) at once. However, the operation of pre-drive power supply low voltage protection (UVLO: with hysteresis about 0.2V) is as follows.

Upper side:

The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will continue till the input signal will turn 'low'.

Lower side:


The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.

- 2. When assembling the H-IC on the heat sink with M4 type screw, tightening torque range is 0.79 Nm to 1.17 Nm.
- 3. The pre-drive low voltage protection is the feature to protect devices when the pre-driver supply voltage falls due to an operating malfunction.

Pin Assignment

| Pin No. | Name | Description | Pin No. | Name | Description |
|---------|-------|---|---------|------|----------------------------|
| 1 | VB1 | High side floating supply voltage 1 | 44 | Р | Positive bus input voltage |
| 2 | VS1 | High side floating supply offset voltage | 43 | Р | Positive bus input voltage |
| 3 | - | Without pin | 42 | Р | Positive bus input voltage |
| 4 | VB2 | High side floating supply voltage 2 | 41 | - | Without pin |
| 5 | VS2 | High side floating supply offset voltage | 40 | N | Negative bus input voltage |
| 6 | - | Without pin | 39 | N | Negative bus input voltage |
| 7 | VB3 | High side floating supply voltage 3 | 38 | N | Negative bus input voltage |
| 8 | VS3 | High side floating supply offset voltage | 37 | - | Without pin |
| 9 | - | Without pin | 36 | U | U-phase output |
| 10 | HIN1 | Logic input high side driver-Phase1 | 35 | U | U-phase output |
| 11 | HIN2 | Logic input high side driver-Phase2 | 34 | U | U-phase output |
| 12 | HIN3 | Logic input high side driver-Phase3 | 33 | - | Without pin |
| 13 | LIN1 | Logic input low side driver-Phase1 | 32 | V | V-phase output |
| 14 | LIN2 | Logic input low side driver-Phase2 | 31 | V | V-phase output |
| 15 | LIN3 | Logic input low side driver-Phase3 | 30 | V | V-phase output |
| 16 | FAULT | Fault out (open drain) | 29 | - | Without pin |
| 17 | ISO | Current monitor pin | 28 | W | W-phase output |
| 18 | TH | Thermistor out | 27 | W | W-phase output |
| 19 | VDD | +15V main supply | 26 | W | W-phase output |
| 20 | VSS | Negative main supply | 25 | - | Without pin |
| 21 | ISD | Over-current protection level setting pin | 24 | NC | - |
| 22 | NC | - | 23 | NC | - |

Block Diagram




Test Circuit

(The tested phase: U+ shows the upper side of the U phase and U- shows the lower side of the U phase.)

■ ICE / IR(BD)


| | U+ | V+ | W+ | U- | V- | W- |
|---|----|----|----|----|----|----|
| M | 42 | 42 | 42 | 34 | 30 | 26 |
| N | 34 | 30 | 26 | 38 | 38 | 38 |

| | U(BD) | V(BD) | W(BD) |
|---|-------|-------|-------|
| M | 1 | 4 | 7 |
| N | 20 | 20 | 20 |



■ VCE(SAT) (Test by pulse)

| | U+ | V+ | W+ | U- | V- | W- |
|---|----|----|----|----|----|----|
| M | 42 | 42 | 42 | 34 | 30 | 26 |
| Ν | 34 | 30 | 26 | 17 | 19 | 21 |
| m | 10 | 11 | 12 | 13 | 14 | 15 |



■ VF (Test by pulse)

| | U+ | V+ | W+ | U- | V- | W- |
|---|----|----|----|----|----|----|
| M | 42 | 42 | 42 | 34 | 30 | 26 |
| N | 34 | 30 | 26 | 38 | 38 | 38 |




Fig.3

■ ID

| | VD1 | VD2 | VD3 | VD4 |
|---|-----|-----|-----|-----|
| M | 1 | 4 | 7 | 19 |
| N | 2 | 5 | 8 | 20 |





Fig.4

■ISD









Fig.5


■ Switching time (The circuit is a representative example of the lower side U phase.)





■ RB-SOA (The circuit is a representative example of the lower side U phase.)





Logic Timing Chart





Fig. 8

Notes

- *1: Diagram shows the prevention of shoot-through via control logic. More dead time to account for switching delay needs to be added externally.
- *2: When V_{DD} decreases all gate output signals will go low and cut off all of 6 IGBT outputs. part. When V_{DD} rises the operation will resume immediately.
- *3: When the upper side gate voltage at VB1, VB2 and VB3 drops only, the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gat voltage rises.
- *4: In case of over current detection, all IGBT's are turned off and the FAULT output is asserted. Normal operation resumes in 18 to 80ms after the over current condition is removed.

Logic level table



| FAULT* | HIN1,2,3 | LIN1,2,3 | U,V,W |
|--------|----------|----------|-------|
| 1 | 1 | 0 | Vbus |
| 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | Off |
| 1 | 1 | 1 | Off |
| 0 | Х | Х | Off |

*With pullup registor

Application Circuit Example




Fig.10

Recommended Operating Conditions at Tc = 25°C

| Doromotor | Cumbal | Conditions | | Ratings | | Linit |
|-----------------------------|-------------------|---------------------------------------|------|---------|----------|--------|
| Parameter | Symbol Conditions | | Min | Тур | Max | Unit |
| Supply voltage | VCC | P to N | 0 | 280 | 450 | V |
| Pre-driver supply voltage | VD1, 2, 3 | VB1 to VS1, VB2 to VS2, VB3 to VS3 | 12.5 | 15 | 17.5 | \ \ |
| Fre-driver supply voltage | VD4 | V _{DD} to V _{SS} *1 | 13.5 | 15 | 16.5 | v |
| Input ON voltage | VIN(ON) | HIN1, HIN2, HIN3, | 3.0 | - | V_{DD} | \ \ |
| Input OFF voltage | VIN(OFF) | LIN1, LIN2, LIN3 | 0 | - | 0.8 |] |
| PWM frequency | fPWM | | 1 | - | 20 | kHz |
| Dead time | DT | Turn-off to turn-on (external) | 2 | 1 | - | μs |
| Allowable input pulse width | PWIN | ON pulse width/OFF pulse width | 1 | - | - | μs |
| Tightening torque | MT | 'M4' type screw | 0.79 | - 1 | 1.17 | Nm |

^{*1} Pre-driver power supply (VD4=15±1.5V) must have the capacity of Io=20mA (DC), 0.5A (Peak).

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Usage Precautions

- 1. This H-IC includes bootstrap diode and resistors. Therefore, by adding a capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of CB is in the range of 1 to 47μF, however this value needs to be verified prior to production. If selecting the capacitance more than 47μF (±20%), connect a resistor (about 20Ω) in series between each 3-phase upper side power supply terminals (VB1,2,3) and each bootstrap capacitor. When not using the bootstrap circuit, each upper side pre-drive power supply requires an external independent power supply.
- 2. It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to $10\mu F$.
- 3. "ISO" (pin17) is terminal for current monitor. When the pull-down resistor is used, please select it more than $5.6k\Omega$.
- 4. "FAULT" (pin16) is open DRAIN output terminal. (Active Low). Pull up resistor is recommended more than 5.6kΩ.
- 5. Inside the H-IC, a thermistor used as the temperature monitor for internal subatrate is connected between Vss terminal and TH terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used. The temperature monitor example application is as follows, please refer the Fig.11, and Fig.12 below.
- 6. The pull down resistor of $33k\Omega$ is provided internally at the signal input terminals. An external resistor of 2.2k to $3.3k\Omega$ should be added to reduce the influence of external wiring noise.
- 7. The over-current protection feature is not intended to protect in exceptional fault condition. An external fuse is recommended for safety.
- 8. When "N" and "VSS" terminal are short-circuited on the outside, level that over-current protection (ISD) might be changed from designed value as H-IC. Please check it in your set ("N" terminal and "VSS" terminal are connected in H-IC).
- 9. The over-current protection function operates normally when an external resistor RSD is connected between ISD and VSS terminals. Be sure to connect this resistor. The level of the overcurrent protection can be changed according to the RSD value.
- 10. When input pulse width is less than 1.0µs, an output may not react to the pulse. (Both ON signal and OFF signal)

This data shows the example of the application circuit, does not guarantee a design as the mass production set.

The characteristic of thermistor

| Parameter | Symbol | Condition | Min | Тур. | Max | Unit |
|---------------------|------------------|-----------|------|------|------|------|
| Resistance | R ₂₅ | Tc=25°C | 97 | 100 | 103 | kΩ |
| Resistance | R ₁₀₀ | Tc=100°C | 4.93 | 5.38 | 5.88 | kΩ |
| B-Constant(25-50°C) | В | | 4165 | 4250 | 4335 | K |
| Temperature Range | | | -40 | | +125 | °C |




Fig.11 Variation of thermistor resistance with temperature




Fig.12 Variation of temperature sense voltage with thermistor temperature

Maximum Phase current




Fig.13 Maximum sinusoidal phase current as function of switching frequency at Tc=100°C, V_CC=300V

Switching waveform




Fig. 14 IGBT Turn-on. Typical turn-on waveform at Tc=100°C, VcC=300V, Ic=15A




Fig. 15 IGBT Turn-off. Typical turn-off waveform Tc=100°C, VcC=300V, Ic=15A

CB capacitor value calculation for bootstrap circuit

Calculate condition

| Item | Symbol | Value | Unit |
|--|---------|-------|------|
| Upper side power supply | VBS | 15 | V |
| Total gate charge of output power IGBT at 15V. | Qg | 0.266 | μC |
| Upper side power supply low voltage protection. | UVLO | 12 | V |
| Upper side power dissipation. | IDmax | 400 | μΑ |
| ON time required for CB voltage to fall from 15V to UVLO | Ton-max | - | S |

Capacitance calculation formula

CB must not be discharged below to the upper limit of the UVLO - the maximum allowable on-time (Ton-max) of the upper side is calculated as follows:

```
VBS * CB - Qg - IDmax * Ton-max = UVLO * CB
CB = (Qg + IDmax * Ton-max) / (VD - UVLO)
```

The relationship between Ton-max and CB becomes as follows. CB is recommended to be approximately 3 times the value calculated above. The recommended value of CB is in the range of 1 to $47\mu F$, however, the value needs to be verified prior to production.




Fig.16 Ton-max vs CB characteristic


Package Dimensions

unit: mm

HYBRID INTEGRATED MODULE

CASE MODAW ISSUE O

Missing Pin: 3,6,9,29,33,37,41



ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
|---------------|----------------------------|--------------------------|
| STK5F1U3C2D-E | 610AC-DIP4-UL (Pb-Free) | 6 / Tube |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent rega