Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



16

M16C/29 Group

Hardware Manual RENESAS MCU M16C FAMILY / M16C/Tiny SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/29 Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Hardware manual	Hardware specifications (pin assignments,	M16C/29 Group	This hardware
	memory maps, peripheral function	Hardware Manual	manual
	specifications, electrical characteristics, timing		
	charts) and operation description		
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software manual	Description of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from Renesas	
	application examples	Technology Web site.	
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1)	Register Names, Bit Names, and Pin Names Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories. Examples the PM03 bit in the PM0 register P3_5 pin, VCC pin	
(2)	Notation of Numbers The indication "2" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "16" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format. Examples Binary: 112 Hexadecimal: EFA016 Decimal: 1234	

3. Register Notation

The symbols and terms used in register diagrams are described below.

b b5 b4 b3 b2 b1 b0	F	Symbol XXX	Address XXX	After Reset 0016	
	Bit Symbol	Bit Name		Function	RW
	XXX0	XXX bits	^{b1 b0} 1 0: XXX 0 1: XXX		RW
	XXX1		1 0: Do not set. 1 1: XXX		RW
	(b2)	Nothing is assigned. I When read, the conte	f necessary, set to nt is undefined.	0.	_
	(b3)	Reserved bits	Set to 0.		RW
	XXX4	XXX bits	Function varies a mode.	according to the operating	RW
l	XXX5				wo
	XXX6				RW
	XXX7	XXX bit	0: XXX 1: XXX		RO

*1

Blank: Set to 0 or 1 according to the application.0: Set to 0.1: Set to 1.X: Nothing is assigned.

*2

RW: Read and write. RO: Read only. WO: Write only. -: Nothing is assigned.

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation.

Table of Contents

Quick Reference to Pages Classified by Address	B-1
1. Overview	1
1.1 Features	
1.1.1 Applications	1
1.1.2 Specifications	2
1.2 Block Diagram	4
1.3 Product List	
1.4 Pin Assignments	12
1.5 Pin Description	
2. Central Processing Unit (CPU)	21
2.1 Data Registers (R0, R1, R2 and R3)	21
2.2 Address Registers (A0 and A1)	21
2.3 Frame Base Register (FB)	22
2.4 Interrupt Table Register (INTB)	22
2.5 Program Counter (PC)	22
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	22
2.7 Static Base Register (SB)	22
2.8 Flag Register (FLG)	22
2.8.1 Carry Flag (C Flag)	22
2.8.2 Debug Flag (D Flag)	22
2.8.3 Zero Flag (Z Flag)	
2.8.4 Sign Flag (S Flag)	22
2.8.5 Register Bank Select Flag (B Flag)	22
2.8.6 Overflow Flag (O Flag)	22
2.8.7 Interrupt Enable Flag (I Flag)	22
2.8.8 Stack Pointer Select Flag (U Flag)	22
2.8.9 Processor Interrupt Priority Level (IPL)	22
2.8.10 Reserved Area	22
3. Memory	23
4. Special Function Registers (SFRs)	24

5. Resets	35
5.1 Hardware Reset	35
5.1.1 Hardware Reset 1	35
5.1.2 Brown-Out Detection Reset (Hardware Reset 2)	35
5.2 Software Reset	36
5.3 Watchdog Timer Reset	36
5.4 Oscillation Stop Detection Reset	36
5.5 Voltage Detection Circuit	38
5.5.1 Low Voltage Detection Interrupt	41
5.5.2. Limitations on Stop Mode	43
5.5.3. Limitations on WAIT Instruction	43
6. Processor Mode	44
7. Clock Generation Circuit	47
7.1 Main Clock	
7.2 Sub Clock	55
7.3 On-chip Oscillator Clock	56
7.4 PLL Clock	56
7.5 CPU Clock and Peripheral Function Clock	58
7.5.1 CPU Clock	58
7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32, fCAN0)	. 58
7.5.3 ClockOutput Function	58
7.6 Power Control	59
7.6.1 Normal Operation Mode	59
7.6.2 Wait Mode	60
7.6.3 Stop Mode	62
7.7 System Clock Protective Function	66
7.8 Oscillation Stop and Re-oscillation Detect Function	66
7.8.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)	67
7.8.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt)	. 67
7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function	68
8. Protection	69

9. Interrupts	70
9.1 Type of Interrupts	70
9.1.1 Software Interrupts	71
9.1.2 Hardware Interrupts	72
9.2 Interrupts and Interrupt Vector	73
9.2.1 Fixed Vector Tables	73
9.2.2 Relocatable Vector Tables	74
9.3 Interrupt Control	75
9.3.1 I Flag	78
9.3.2 IR Bit	78
9.3.3 ILVL2 to ILVL0 Bits and IPL	78
9.4 Interrupt Sequence	79
9.4.1 Interrupt Response Time	
9.4.2 Variation of IPL when Interrupt Request is Accepted	
9.4.3 Saving Registers	81
9.4.4 Returning from an Interrupt Routine	
9.5 Interrupt Priority	
9.5.1 Interrupt Priority Resolution Circuit	
9.6 INT Interrupt	
9.7 NMI Interrupt	
9.8 Key Input Interrupt	
9.9 CAN0 Wake-up Interrupt	
9.10 Address Match Interrupt	
10. Watchdog Timer	89
10.1 Count Source Protective Mode	
11. DMAC	91
11.1 Transfer Cycles	
11.1.1 Effect of Source and Destination Addresses	
11.1.2 Effect of Software Wait	
11.2. DMA Transfer Cycles	
11.3 DMA Enable	
11.4 DMA Request	
11.5 Channel Priority and DMA Transfer Timing	

12. Timers	101
12.1 Timer A	
12.1.1 Timer Mode	
12.1.2 Event Counter Mode	
12.1.3 One-shot Timer Mode	112
12.1.4 Pulse Width Modulation (PWM) Mode	114
12.2 Timer B	117
12.2.1 Timer Mode	119
12.2.2 Event Counter Mode	120
12.2.3 Pulse Period and Pulse Width Measurement Mode	121
12.2.4 A/D Trigger Mode	123
12.3 Three-phase Motor Control Timer Function	
12.3.1 Position-Data-Retain Function	
12.3.2 Three-phase/Port Output Switch Function	
13. Timer S	140
13.1 Base Timer	
13.1.1 Base Timer Reset Register(G1BTRR)	155
13.2 Interrupt Operation	
13.3 DMA Support	
13.4 Time Measurement Function	
13.5 Waveform Generating Function	
13.5.1 Single-Phase Waveform Output Mode	
13.5.2 Phase-Delayed Waveform Output Mode	
13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode	
13.6 I/O Port Function Select	
13.6.1 INPC17 Alternate Input Pin Selection	
13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17	
14. Serial I/O	170
14.1 UARTi (i=0 to 2)	
14.1.1 Clock Synchronous serial I/O Mode	
14.1.2 Clock Asynchronous Serial I/O (UART) Mode	
14.1.3 Special Mode 1 (I ² C bus mode)(UART2)	
14.1.4 Special Mode 2 (UART2)	
14.1.5 Special Mode 3 (IEBus mode)(UART2)	
14.1.6 Special Mode 4 (SIM Mode) (UART2)	

14.2 SI/O3 and SI/O4	
14.2.2 CLK Polarity Selection	
14.2.1 SI/Oi Operation Timing	
14.2.3 Functions for Setting an SOUTi Initial Value	
15. A/D Converter	222
15.1 Operating Modes	
15.1.1 One-Shot Mode	
15.1.2 Repeat mode	
15.1.3 Single Sweep Mode	
15.1.4 Repeat Sweep Mode 0	
15.1.5 Repeat Sweep Mode 1	
15.1.6 Simultaneous Sample Sweep Mode	
15.1.7 Delayed Trigger Mode 0	
15.1.8 Delayed Trigger Mode 1	
15.2 Resolution Select Function	
15.3 Sample and Hold	
15.4 Power Consumption Reducing Function	
15.5 Output Impedance of Sensor under A/D Conversion	
16. Multi-master I ² C bus Interface	255
16.1 I ² C0 Data Shift Register (S00 register)	
16.2 I ² C0 Address Register (S0D0 register)	
16.3 I ² C0 Clock Control Register (S20 register)	
16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0–CCR4)	
16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)	
16.3.3 Bit 6: ACK Bit (ACKBIT)	
16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)	
16.4 I ² C0 Control Register 0 (S1D0)	
16.4.1 Bits 0 to 2: Bit Counter (BC0–BC2)	
16.4.2 Bit 3: I ² C Interface Enable Bit (ES0)	
16.4.3 Bit 4: Data Format Select Bit (ALS)	
16.4.4 Bit 6: I ² C bus Interface Reset Bit (IHR)	
16.4.5 Bit 7: I ² C bus Interface Pin Input Level Select Bit (TISS)	
16.5 I ² C0 Status Register (S10 register)	
16.5.1 Bit 0: Last Receive Bit (LRB)	
16.5.2 Bit 1: General Call Detection Flag (ADR0)	

16.5.3 Bit 2: Slave Address Comparison Flag (AAS)	269
16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)	269
16.5.5 Bit 4: I ² C bus Interface Interrupt Request Bit (PIN)	270
16.5.6 Bit 5: Bus Busy Flag (BB)	270
16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)	271
16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)	271
16.6 I ² C0 Control Register 1 (S3D0 register)	272
16.6.1 Bit 0 : Interrupt Enable Bit by STOP Condition (SIM)	272
16.6.2 Bit 1: Interrupt Enable Bit at the Completion of Data Receive (WIT)	272
16.6.3 Bits 2,3 : Port Function Select Bits PED, PEC	273
16.6.4 Bits 4,5 : SDA/SCL Logic Output Value Monitor Bits SDAM/SCLM	274
16.6.5 Bits 6,7 : I ² C System Clock Select Bits ICK0, ICK1	274
16.6.6 Address Receive in STOP/WAIT Mode	274
16.7 I ² C0 Control Register 2 (S4D0 Register)	275
16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE)	276
16.7.2 Bit1: Time-Out Detection Flag (TOF)	276
16.7.3 Bit2: Time-Out Detection Period Select Bit (TOSEL)	276
16.7.4 Bits 3,4,5: I ² C System Clock Select Bits (ICK2-4)	276
16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN)	276
16.8 I ² C0 START/STOP Condition Control Register (S2D0 Register)	277
16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4)	277
16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP)	277
16.8.3 Bit6 : SCL/SDA Interrupt Pin Select Bit (SIS)	277
16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL)	277
16.9 START Condition Generation Method	278
16.10 START Condition Duplicate Protect Function	279
16.11 STOP Condition Generation Method	279
16.12 START/STOP Condition Detect Operation	281
16.13 Address Data Communication	282
16.13.1 Example of Master Transmit	
16.13.2 Example of Slave Receive	283
16.14 Precautions	284
17. CAN Module	_ 287
17.1 CAN Module-Related Registers	
17.1.1 CAN0 Message Box	289
17.1.2 Acceptance Mask Registers	291
17.1.3 CAN SFR Registers	292

17.2 Operating Modes	
17.2.1 CAN Reset/Initialization Mode	
17.2.2 CAN Operating Mode	
17.2.3 CAN Sleep Mode	
17.2.4 CAN Interface Sleep Mode	
17.2.5 Bus Off State	
17.3 Configuration of the CAN Module System Clock	
17.3.1 Bit Timing Configuration	
17.3.2 Bit-rate	
17.4 Acceptance Filtering Function and Masking Function	
17.5 Acceptance Filter Support Unit (ASU)	
17.6 BasicCAN Mode	
17.7 Return from Bus off Function	
17.8 Time Stamp Counter and Time Stamp Function	
17.9 Listen-Only Mode	
17.10 Reception and Transmission	
17.10.1 Reception	
17.10.2 Transmission	
17.11 CAN Interrupts	
18 CRC Calculation Circuit	313
18. CRC Calculation Circuit	
18.1 CRC 3100p	
19. Programmable I/O Ports	316
19.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10)	
19.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10)	
19.3 Pull-up Control Register 0 to 2 (PUR0 to PUR2 Registers)	
19.4 Port Control Register (PCR Register)	
19.5 Pin Assignment Control Register (PACR)	
19.6 Digital Debounce Function	
20. Flash Memory Version	330
20.1 Flash Memory Performance	
20.1.1 Boot Mode	
20.2 Memory Map	
20.3 Functions To Prevent Flash Memory from Rewriting	
20.3.1 ROM Code Protect Function	
20.3.2 ID Code Check Function	

20.4 CPU Rewrite Mode	. 337
20.4.1 EW Mode 0	. 338
20.4.2 EW Mode 1	. 338
20.5 Register Description	. 339
20.5.1 Flash Memory Control Register 0 (FMR0)	. 339
20.5.2 Flash Memory Control Register 1 (FMR1)	. 340
20.5.3 Flash Memory Control Register 4 (FMR4)	. 340
20.6 Precautions in CPU Rewrite Mode	. 345
20.6.1 Operation Speed	. 345
20.6.2 Prohibited Instructions	. 345
20.6.3 Interrupts	. 345
20.6.4 How to Access	. 345
20.6.5 Writing in the User ROM Area	. 345
20.6.6 DMA Transfer	. 346
20.6.7 Writing Command and Data	. 346
20.6.8 Wait Mode	. 346
20.6.9 Stop Mode	. 346
20.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode	. 346
20.7 Software Commands	. 347
20.7.1 Read Array Command (FF16)	. 347
20.7.2 Read Status Register Command (7016)	. 347
20.7.3 Clear Status Register Command (5016)	. 347
20.7.4 Program Command (4016)	. 348
20.7.5 Block Erase	. 349
20.8 Status Register	. 351
20.8.1 Sequence Status (SR7 and FMR00 Bits)	. 351
20.8.2 Erase Status (SR5 and FMR07 Bits)	. 351
20.8.3 Program Status (SR4 and FMR06 Bits)	. 351
20.8.4 Full Status Check	. 352
20.9 Standard Serial I/O Mode	. 354
20.9.1 ID Code Check Function	. 354
20.9.2 Example of Circuit Application in Standard Serial I/O Mode	. 358
20.10 Parallel I/O Mode	. 360
20.10.1 ROM Code Protect Function	. 360
20.11 CAN I/O Mode	. 361
20.11.1 ID code check function	. 361
20.11.2 Example of Circuit Application in CAN I/O Mode	. 365

21. Electrical Characteristics	366
21.1 Normal version	
21.2 T version	
21.3 V Version	
22. Usage Notes	
22.1 SFRs	
22.1.1 For 80-Pin Package	
22.1.2 For 64-Pin Package	
22.1.3 Register Setting	
22.2 Clock Generation Circuit	
22.2.1 PLL Frequency Synthesizer	
22.2.2 Power Control	
22.3 Protection	
22.4 Interrupts	
22.4.1 Reading Address 0000016	
22.4.2 Setting the SP	
22.4.3 NMI Interrupt	
22.4.4 Changing the Interrupt Generate Factor	
22.4.5 INT Interrupt	
22.4.6 Rewrite the Interrupt Control Register	
22.4.7 Watchdog Timer Interrupt	
22.5 DMAC	
22.5.1 Write to DMAE Bit in DMiCON Register	
22.6 Timers	
22.6.1 Timer A	
22.6.2 Timer B	
22.6.3 Three-phase Motor Control Timer Function	
22.7 Timer S	
22.7.1 Rewrite the G1IR Register	
22.7.2 Rewrite the ICOCiIC Register	
22.7.3 Waveform Generating Function	
22.7.4 IC/OC Base Timer Interrupt	
22.8 Serial I/O	
22.8.1 Clock-Synchronous Serial I/O	
22.8.2 UART Mode	
22.8.3 SI/O3, SI/O4	

22.9 A/D Converter	439
22.10 Multi-Master I ² C bus Interface	441
22.10.1 Writing to the S00 Register	441
22.10.2 AL Flag	441
22.11 CAN Module	442
22.11.1 Reading C0STR Register	442
22.11.2 CAN Transceiver in Boot Mode	444
22.12 Programmable I/O Ports	445
22.13 Electric Characteristic Differences Between Mask ROM	446
22.14 Mask ROM Version	447
22.14.1 Internal ROM Area	447
22.14.2 Reserved Bit	447
22.15 Flash Memory Version	448
22.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite	448
22.15.2 Stop Mode	448
22.15.3 Wait Mode	448
22.15.4 Low PowerDissipation Mode, On-Chip Oscillator Low Power Dissipation Mode	448
22.15.5 Writing Command and Data	448
22.15.6 Program Command	448
22.15.7 Operation Speed	448
22.15.8 Instructions Inhibited Against Use	448
22.15.9 Interrupts	449
22.15.10 How to Access	449
22.15.11 Writing in the User ROM Area	449
22.15.12 DMA Transfer	449
22.15.13 Regarding Programming/Erasure Times and Execution Time	449
22.15.14 Definition of Programming/Erasure Times	450
22.15.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products	
(Normal: U7, U9; T-ver./V-ver.: U7)	450
22.15.16 Boot Mode	450
22.16 Noise	451
22.17 Instruction for a Device Use	452

Appendix 1. Package Dimensions	453
Appendix 2. Functional Comparison	454
Appendix 2.1 Difference between M16C/28 Group and M16C/29 Group (Normal-ver.) .	454
Appendix 2.2 Difference between M16C/28 and M16C/29 Group (T-ver./V-ver.)	455
Register Index	456

	Register	Symbol	Page		Register	Symbol	Page
Address	Register	Symbol	гауе	Address	Register	Symbol	гауе
000016				004016			
000116				004116	CAN0 wakeup interrupt control register	C01WKIC	76
000216				004216	CAN0 successful reception interrupt control register	CORECIC	76
000316	Processor mode register 0	PM0	44	004316	CANO successful transmission interrupt control regiser	COTRMIC INT3IC	76 76
000416	Processor mode register 0	PM1	44	004416	INT3 interrupt control register IC/OC 0 interrupt control register	ICOCOIC	76
000616	System clock control register 0	CM0	49	004516	IC/OC 1 interrupt control register,		76
000716	System clock control register 1	CM1	50	001010	I^2C bus interface interrupt control register	IICIC	76
000816				004716	IC/OC base timer interrupt control register		76
000916	Address match interrupt enable register	AIER	88		ScLSDA interrupt control register	SCLDAIC	76
000A16	Protect register	PRCR	69	004816	SI/O4 interrupt control register,	S4IC	76
000B16					INT5 interrupt control register	INT5IC	76
000C16	Oscillation stop detection register	CM2	51	004916	SI/O3 interrupt control register,	S3IC	76
000D16	Watahdag timor start register	WDTS	00		INT4 interrupt control register	INT4IC	76
000E16	Watchdog timer start register Watchdog timer control register	WDIS	90 90	004A16	UART2 Bus collision detection interrupt control register	BCNIC	76
000F16		WDC	90	004B16	DMA0 interrupt control register	DM0IC DM1IC	76 76
001016	Address match interrupt register 0	RMAD0	88	004C16 004D16	DMA1 interrupt control register CAN0 error interrupt control register	C01ERRIC	76
001116	Address mater interrupt register o		00	004D16	A/D conversion interrupt control register	ADIC	76
001216				004210	Key input interrupt control register	KUPIC	76
001416				004F16	UART2 transmit interrupt control register	S2TIC	76
001516	Address match interrupt register 1	RMAD1	88	005016	UART2 receive interrupt control register	S2RIC	76
001616				005116	UART0 transmit interrupt control register	SOTIC	76
001716				005216	UART0 receive interrupt control register	SORIC	76
001816				005316	UART1 transmit interrupt control register	S1TIC	76
001916	Voltage detection register 1	VCR1	41	005416	UART1 receive interrupt control register	S1RIC	76
001A16	Voltage detection register 2	VCR2	41	005516	Timer A0 interrupt control register	TA0IC	76
001B16		DI OO	50	005616	Timer A1 interrupt control register	TA1IC	76
001C16	PLL control register 0	PLC0	53	005716	Timer A2 interrupt control register	TA2IC	76
001D16	Processor mode register 2	PM2	52	005816	Timer A3 interrupt control register	TA3IC	76
001E16 001F16	Low voltage detection interrupt register	D4INT	42	005916 005A16	Timer A4 interrupt control register	TA4IC TB0IC	76 76
001F16	Low voltage detection interrupt register	DHINI	72	005A16	Timer B1 interrupt control register	TB0IC TB1IC	76
002016	DMA0 source pointer	SAR0	95	005D16	Timer B2 interrupt control register	TB2IC	76
002216				005D16	INTO interrupt control register	INTOIC	76
002316				005E16	INT1 interrupt control register	INT1IC	76
002416				005F16	INT2 interrupt control register	INT2IC	76
002516	DMA0 destination pointer	DAR0	95	006016			
002616				006116			
002716				006216	CAN0 message box 0: Identifier/DLC		289
002816	DMA0 transfer counter	TCR0	95	006316			
002916				006416			
002A16				006516			
002B16 002C16	DMA0 control register	DM0CON	94	006616 006716			
002C16		Divideori		006816			
002E16				006916			
002F16				006A16	CAN 0 message box 0: Data field		289
003016				006B16			
003116	DMA1 source pointer	SAR1	95	006C16			
003216				006D16			
003316				006E16	CAN0 message box 0: Time stamp		289
003416				006F16	s		203
003516	DMA1 destination pointer	DAR1	95	007016			
003616				007116			
003716				007216	CAN0 message box 1: Identifier/DLC		289
003816	DMA1 transfer counter	TCR1	95	007316			
0039 ₁₆ 003A ₁₆				007416 007516			
003A16				007516			
003D16	DMA1 control register	DM1CON	94	007716			
003D16	U			007816			
003E16				007916	CANLO monogono hov 1: Data field		
003F16				007A ₁₆	CAN 0 message box 1: Data field		289
Note: The	blank areas are reserved and cannot be acces	sed by users.		007B ₁₆			
		,		007C16			
				007D16	1	1	

007D16 007E16

007F16

CAN0 message box 1: Time stamp

289

Address	Register	Symbol	Page	Address	Register	Symbol	Page
008016 008116 008216 008316 008416 008516	CAN0 message box 2: Identifier/DLC		289	00C016 00C116 00C216 00C316 00C416 00C516	CAN0 message box 6: Identifier/DLC		289
008616 008716 008816 008916 008A16 008B16 008C16 008D16	CAN0 message box 2: Data field		289	00C616 00C716 00C816 00C916 00CA16 00CB16 00CC16 00CC16	CAN0 message box 6: Data field		289
008E16 008F16	CAN0 message box 2: time stamp		289	00CE16 00CF16	CAN0 message box 6: time stamp		289
009016 009116 009216 009316 009416 009516	CAN0 message box 3: Identifier/DLC		289	00D016 00D116 00D216 00D316 00D416 00D516	CAN0 message box 7: Identifier/DLC		289
009616 009716 009816 009916 009A16 009B16 009C16 009D16	CAN0 message box 3: Data field		289	00D616 00D716 00D816 00D916 00DA16 00DB16 00DC16 00DD16	CAN0 message box 7: Data field		289
009E16 009F16 00A016 00A116 00A216 00A316 00A416	CAN0 message box 3: time stamp CAN0 message box 4: Identifier/DLC		289 289	00DE16 00DF16 00E016 00E116 00E216 00E316 00E416	CAN0 message box 7: time stamp CAN0 message box 8: Identifier/DLC		289 289
00A516 00A616 00A716 00A816 00A916 00AA16 00AB16 00AC16 00AD16	CAN0 message box 4: Data field		289	00E516 00E616 00E716 00E816 00E916 00EA16 00EB16 00EC16	CAN0 message box 8: Data field		289
00AE16 00AF16	CAN0 message box 4: time stamp		289	00EE16 00EF16	CAN0 message box 8: time stamp		289
00B016 00B116 00B216 00B316 00B416 00B516	CAN0 message box 5: Identifier/DLC		289	00F016 00F116 00F216 00F316 00F416 00F516	CAN0 message box 9: Identifier/DLC		289
008616 008716 008816 008916 008A16 008A16 008B16 008C16	CAN0 message box 5: Data field		289	00F616 00F716 00F816 00F916 00FA16 00FB16 00FC16 00FC16	CAN0 message box 9: Data field		289
00BE16 00BF16	CAN0 message box 5: time stamp		289	00FE16 00FF16	CAN0 message box 9: time stamp		289

Note: The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page
010016			
010116			
010216	CAN0 message box 10: Identifer/DLC		289
010316	o, are message box to. identifer/DEC		203
010416			
010516			
010616			
010716			
010816			
010916	CAN0 message box 10: Data field		289
010A16	of the message box re. Data held		200
010B16			
010C16			
010D16			
010E16	CAN0 message box 10: time stamp		289
010F16	or the stamp		209
011016			
011116			
011216	CAND message box 11: Identifier/DLC		289
011316	CAN0 message box 11: Identifier/DLC		209
011416			
011516			
011616			
011716			
011816			
011916	CANO mosogo boy 11: Data field		200
011A16	CAN0 message box 11: Data field		289
011B16			
011C ₁₆			
011D16			
011E16	CANO magazara bay 11; tima atama		200
011F16	CAN0 message box 11: time stamp		289
012016			
012116			
012216	CAND message box 12: Identifier/DLC		200
012316	CAN0 message box 12: Identifier/DLC		289
012416			
012516			
012616			
012716			
012816			
012916	CANO monogo hoy 10: Data fald		289
012A16	CAN0 message box 12: Data field		289
012B16			
012C16			
012D16			
012E16	CANO monorare have 40: time at any		000
012F16	CAN0 message box 12: time stamp		289
013016			
013116			
013216	CANO measage boy 12: Hartifer/DLO		
013316	CAN0 message box 13: Identifier/DLC		289
013416			
013516			
013616			
013716			
013816			
013916			
013A16	CAN0 message box 13: Data field		289
013B16			
013C16			
013D16			
013E16			
	CAN0 message box 13: time stamp		289

Address	Register	Symbol	Page
014016			
014116			
014216			
014316	CAN0 message box 14: Identifier/DLC		289
014416			
014516			
014616			
014716			
014816			
014916			
014A16	CAN0 message box 14: Data field		289
014B16			
014C16			
014D16			
014E16	-		
014F16	CAN0 message box 14: time stamp		289
015016			
015116			
015216			
015316	CAN0 message box 15: Identifier/DLC		289
015416			
015516			
015616			
015716			
015816			
015916			
015A16	CAN0 message box 15: Data field		289
015B16			
015C16			
015D16			
015E16			
015F16	CAN0 message box 15: time stamp		289
016016			
016116			
016216			
016316	CAN0 global mask register	C0GMR	291
016416			
016516			
016616			
016716			
016816			
016916	CAN0 local mask A register	COLMAR	291
016A16			
016B16			
016C16			
016D16			
016E16			
016F16	CAN0 local mask B register	C0LMBR	291
017016			
017116			
017216			
017316			
017416			
017516			
017616			
017716			
017816			
017916			
017A ₁₆			
017B16			
017C16			
017D16			
017E16			
017E16			
		1	

Note: The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page	Address	Register	Symbol	Page
018016				024016			
018116				024116			
018216				024216	CAN0 acceptance filter support register	C0AFS	299
018316				024316			
018416				024416			
018516				024516			
018616				024616			
				024716			
			I.	024816			
				024916			
01B016				024A16			
01B116				024C16			
01B216				024D16			
01B316	Flash memory control register 4 (Note 2)	FMR4	342	024E16			
01B4 ₁₆				024F16			
01B516	Flash memory control register 1 (Note 2)	FMR1	341	025016			
01B616				025116			
01B7 ₁₆	Flash memory control register 0 (Note 2)	FMR0	341	025216			
01B816				025316			
01B916				025416			
01BA16				025516			
01BB16				025616			+
01BC16				025716			
				025816			
			1	025916			
				025A16	Three-phase protect control register	TPRC	139
		COMCTLO	292	025B16			
020116	CAN0 message control register 1	C0MCTL1	292		On-chip oscillator control register	ROCR	50
	CAN0 message control register 2	C0MCTL2	292		Pin assignment control register	PACR	177, 3
020316	CAN0 message control register 3	COMCTL3	292		Peripheral clock select register	PCLKR	52
	CAN0 message control register 4	COMCTL4	292	025F16	CAN0 clock select register	CCLKR	53
020516	CAN0 message control register 5	C0MCTL5	292				
020616	CAN0 message control register 6	COMCTL6	292				
020716	CAN0 message control register 7	C0MCTL7	292				
020816	CAN0 message control register 8	C0MCTL8	292				
020916	CAN0 message control register 9	C0MCTL9	292				
020A16	CAN0 message control register 10	C0MCTL10	292				
020B16	CAN0 message control register 11	C0MCTL11	292				
020C16	CAN0 message control register 12	C0MCTL12	292				
020D16	CAN0 message control register 13	C0MCTL13	292				
020E16	CAN0 message control register 14	C0MCTL14	292				
020F16	CAN0 message control register 15	C0MCTL15	292				
021016			202				
021116	CAN0 control register	C0CTLR	293				
021216	CAN0 status register	COSTR	294				
021316							
021416	CAN0 slot status register	COSSTR	295				
021516				0	1200 data abiti na siat	000	0.50
021616	CAN 0 interrupt control register	COICR	296		I ² C0 data shift register	S00	258
021716				02E116	1200	0000	
021816	CAN0 extended ID register	COIDR	296		I ² C0 address register	S0D0	257
021916			•		I ² C0 control register 0	S1D0	259
021A16	CAN0 configuration register	C0CONR	297		I ² C0 clock control register	S20	258
021B16					I ² C0 start/stop condition control register	S2D0	263
021C16	CAN0 receive error count register	CORECR	298		I ² C0 control register 1	S3D0	261
021D16	CAN0 transmit error count register	COTECR	298		I ² C0 control register 2	S4D0	262
021E16	CAN0 time stamp register	COTSR	299	02E816	I ² C0 status register	S10	260
021F16	יראיט נווויב אמוויף ובטואנבו	SUISK	233	02E916			
021016				02EA16			
02FE16				02FE16			
			7	02FF16			1

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: This register is included in the flash memory version.

Address	Register	Symbol	Page
030016 030116	TM, WG register 0	G1TM0, G1PO0	146,147
030216	TM, WG register 1	G1TM1, G1PO1	146,147
0303 ₁₆ 0304 ₁₆	TM, WG register 2	G1TM2, G1PO2	146,147
030516 030616	TM, WG register 3	G1TM3, G1PO3	146,147
0307 ₁₆ 0308 ₁₆	TM, WG register 4	G1TM4, G1PO4	146,147
0309 ₁₆ 030A ₁₆	TM, WG register 5	G1TM5, G1PO5	146,147
030B16 030C16	TM, WG register 6		146,147
030D ₁₆ 030E ₁₆		G1TM6, G1PO6	
030F ₁₆ 0310 ₁₆	TM, WG register 7 WG control register 0	G1TM7, G1P07 G1POCR0	146,147
	WG control register 1	G1POCR1	146
	WG control register 2	G1POCR2	146
	WG control register 2	G1POCR3	146
	5		
	WG control register 4	G1POCR4	146
	WG control register 5	G1POCR5	146
031616	WG control register 6	G1POCR6	146
031716	WG control register 7	G1POCR7	146
031816	TM control register 0	G1TMCR0	145
031916	TM control register 1	G1TMCR1	145
031A ₁₆	TM control register 2	G1TMCR2	145
		G1TMCR3	145
031B ₁₆	5		145
031C ₁₆	-	G1TMCR4	
031D ₁₆	-	G1TMCR5	145
031E16	TM control register 6	G1TMCR6	145
031F ₁₆ 0320 ₁₆	TM control register 7 Base timer register	G1TMCR7 G1BT	<u>145</u> 142
032116		0101	174
032216	Base timer control register 0	G1BCR0	142
032316	Base timer control register 1	G1BCR1	143
032416	TM prescale register 6	G1TPR6	145
032516	TM prescale register 7	G1TPR7	145
	Function enable register	G1FE	148
032616	-		
0327 ₁₆ 0328 ₁₆	Function select register Base timer reset register	G1FS G1BTRR	<u>148</u> 144
0329 ₁₆ 032A ₁₆	Divider register	G1DV	143
032B16			
032C16			
032D16			
032E16			
032F16			
033016	Interrupt request register	G1IR	149
033116	Interrupt enable register 0	G1IE0	150
	Interrupt enable register 0	G1IE1	150
033216		GIEI	100
033316			
033416			
033516			
033616			
033716			
033816			
033916			
033A16			
033B16			
033C16			
033D16		NEE	
033E16	NMI digital debounce register	NDDR	327
	P17 digital debounce register	P17DDR	327

Address	Register	Symbol	Page
034016			
034116			
034216	Timer A1-1 register	TA11	130
0343 ₁₆ 0344 ₁₆			
034516	Timer A2-1 register	TA21	130
034616 034716	Timer A4-1 register	TA41	130
034816	Three-phase PWM control register 0	INVC0	127
034916	Three-phase PWM control register 1	INVC1	128
034A16	Three-phase output buffer register 0	IDB0	129
034B16	· · · ·	IDB1	129
	Dead time timer	DTT	129
	Timer B2 interrupt occurrence frequency set counter	ICTB2	129
	Position-data-retain function contol register	PDRF	137
034F16			
035016 035116			
035216			
035316			
035416			
035516			
035616			
035716			
035816	Port function control register	PFCR	139
035916			
035A16			
035B16			
035C16			
035D16		150504	
035E16	Interrupt request cause select register 2	IFSR2A	77
035F16	Interrupt request cause select register	IFSR	<u>77, 85</u> 218
036016 036116	SI/O3 transmit/receive register	S3TRR	210
036116	SI/O3 control register	S3C	218
036316	SI/O3 bit rate generator	S3BRG	218
036416	SI/O4 transmit/receive register	S4TRR	218
036516		0	
036616	SI/O4 control register	S4C	218
036716	SI/O4 bit rate generator	S4BRG	218
036816	_		
036916			
036A16			
036B16			
036C16			
036D16			
036E16			
036F16			
037016			
0371 ₁₆ 0372 ₁₆			
037216			
037416	UART2 special mode register 4	U2SMR4	179
	UART2 special mode register 3	U2SMR3	179
	UART2 special mode register 2	U2SMR2	178
037716	UART2 special mode register	U2SMR	178
037816	UART2 transmit/receive mode register	U2MR	175
037916	UART2 bit rate generator	U2BRG	174
037A ₁₆ 037B ₁₆	UART2 transmit buffer register	U2TB	174
	UART2 transmit/receive control register 0	U2C0	176
037D16	UART2 transmit/receive control register 1	U2C1	177
037E16 037F16	UART2 receive buffer register	U2RB	174
	•		

Note : The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	Page
038016	Count start flag	TABSR	104, 118, 132
038116	Clock prescaler reset flag	CPSRF	105,118
038216	One-shot start flag	ONSF	105
038316	Trigger select register	TRGSR	105,132
038416	Up-down flag	UDF	104
038516		021	101
038616	Timer A0 register	TA0	104
038716			
038816	Timer A1 register	TA1	104
038916			-
038A ₁₆	Timer A2 register	TA2	104
038B16			
038C16	Timor A2 register	TA3	104
038D16	Timer A3 register	TAS	104
038E16		T 1 1	404
038F16	Timer A4 register	TA4	104
039016			
	Timer B0 register	TB0	118
039116			
039216	Timer B1 register	TB1	118
039316			
039416	Timer B2 register	TB2	118
039516		102	
039616	Timer A0 mode register	TA0MR	103
039716	Timer A1 mode register	TA1MR	133
039816	Timer A2 mode register	TA2MR	133
039916	Timer A3 mode register	TA3MR	103
039A ₁₆	Timer A4 mode register	TA4MR	133
	Timer B0 mode register	TBOMR	117
039B16	*	-	
039C16	Timer B1 mode register	TB1MR	117
039D16	Timer B2 mode register	TB2MR	133
039E16	Timer B2 special mode register	TB2SC	131
039F16			
03A016	UART0 transmit/receive mode register	U0MR	175
03A116	UART0 bit rate generator	U0BRG	174
03A216	-		
03A316	UART0 transmit buffer register	UOTB	174
03A416	UART0 transmit/receive control register 0	U0C0	176
03A516	UART0 transmit/receive control register 1	U0C1	177
		0001	
03A616	UART0 receive buffer register	U0RB	174
03A7 ₁₆			475
03A8 ₁₆	UART1 transmit/receive mode register	U1MR	175
03A9 ₁₆	UART1 bit rate generator	U1BRG	174
03AA16	UART1 transmit buffer register	U1TB	174
03AB16		UTIB	1/4
03AC16	UART1 transmit/receive control register 0	U1C0	176
03AD16	UART1 transmit/receive control register 1	U1C1	177
03AE16			
03AF16	UART1 receive buffer register	U1RB	174
03B016	UART transmit/receive control register 2	UCON	176
03B116			
03B216			
03B316			
03B416	CRC snoop address register	CRCSAR	314
03B516			
03B616	CRC mode register	CRCMR	314
03B716			
03B816	DMA0 request cause select register	DM0SL	93
03B916			
03BA16	DMA1 request cause select register	DM1SL	94
		DWITCL	
03BB16			
03BC16	CRC data register	CRCD	314
03BD16			
03BE16	CRC input register	CRCIN	314
000210			

Address	Register	Symbol	Page
03C016 03C116	A/D register 0	AD0	226
03C216 03C316	A/D register 1	AD1	226
03C416 03C516	A/D register 2	AD2	226
03C616 03C716	A/D register 3	AD3	226
03C816 03C916	A/D register 4	AD4	226
03CA ₁₆ 03CB ₁₆	A/D register 5	AD5	226
03CC16 03CD16	A/D register 6	AD6	226
03CE16 03CF16	A/D register 7	AD7	226
03D016 03D116			
03D216	A/D trigger control register	ADTRGCON	225
03D316	A/D convert status register 0	ADSTAT0	226
	5		220
03D416	A/D control register 2	ADCON2	
03D516			-
03D616	A/D control register 0	ADCON0	224
03D716	A/D control register 1	ADCON1	224
03D816			
03D916			
03DA16			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
	Port P0 register	P0	324
	Port P1 register	P1	324
		PD0	323
	Port P0 direction register		
	Port P1 direction register	PD1	323
	Port P2 register	P2	324
03E516	Port P3 register	P3	324
03E616	Port P2 direction register	PD2	323
03E716	Port P3 direction register	PD3	323
03E816			
03E916			
03EA16			
03EB16			
03EC16	Port P6 register	P6	324
			004
03ED16	Port P7 register	P7	324
03ED16 03EE16			324
	Port P7 register Port P6 direction register	P7	
03EE16 03EF16	Port P7 register Port P6 direction register Port P7 direction register	P7 PD6 PD7	323 323
03EE16 03EF16 03F016	Port P7 register Port P6 direction register Port P7 direction register Port P8 register	P7 PD6 PD7 P8	323 323 324
03EE16 03EF16 03F016 03F116	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register	P7 PD6 PD7 P8 P9	323 323 324 324 324
03EE16 03EF16 03F016 03F116 03F216	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register	P7 PD6 PD7 P8 P9 PD8	323 323 324 324 324 323
03EE16 03F016 03F016 03F116 03F216 03F316	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9	323 323 324 324 324 323 323
03EE16 03F016 03F016 03F116 03F216 03F316	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register	P7 PD6 PD7 P8 P9 PD8	323 323 324 324 324 323
03EE16 03F016 03F016 03F116 03F216 03F316	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9	323 323 324 324 324 323 323
03EE16 03F016 03F016 03F116 03F216 03F316 03F416	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9	323 323 324 324 324 323 323
03EE16 03E716 03F016 03F116 03F216 03F316 03F416 03F516 03F616	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03EF16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03EF16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03F016 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F916	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03EF16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03F016 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F916	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 324 323 323 323 324
03EE16 03F06 03F16 03F16 03F216 03F316 03F416 03F416 03F616 03F616 03F816 03F916 03F416 03F916 03FA16 03FB16	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register Port P10 direction register	P7 PD6 PD7 P8 P9 PD8 PD8 PD9 P10	323 323 324 324 323 323 323 324 323
03EE16 03F16 03F176 03F176 03F316 03F316 03F416 03F416 03F46 03F46 03F46 03F316 03F316 03F316 03F316 03F316 03F316 03F316	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P10 register Port P10 direction register Port P10 direction register Port P10 direction register	P7 PD6 PD7 P8 P9 PD8 PD9 P10 P10 PD10 PD10 PD10 PD10 PD10 PD10	323 323 324 324 323 323 323 324 323 323
03EE16 03F16 03F16 03F16 03F16 03F36 03F46 03F56 03F66 03F76 03F86 03F916 03F86 03F86 03F86 03F86 03F86 03F86 03F86	Port P7 register Port P6 direction register Port P7 direction register Port P8 register Port P9 register Port P8 direction register Port P9 direction register Port P10 register Port P10 direction register	P7 PD6 PD7 P8 P9 PD8 PD9 P10 P10 PD10	323 323 324 324 323 323 323 324 323

Note : The blank areas are reserved and cannot be accessed by users.

RENESAS

M16C/29 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

1. Overview

1.1 Features

The M16C/29 Group of single-chip control MCU incorporates the M16C/60 series CPU core, employing the high-performance silicon gate CMOS technology and sophisticated instructions for a high level of efficiency. The M16C/29 Group is housed in 64-pin and 80-pin plastic molded LQFP packages. These single-chip MCUs operate using sophisticated instructions featuring a high level of instruction efficiency. This MCU is capable of executing instructions at high speed and it has one CAN module, makes it suitable for control of cars and LAN system of FA. In addition, the CPU core boasts a multiplier and DMAC for high-speed processing to make adequate for office automation, communication devices, and other high-speed processing applications.

1.1.1 Applications

Automotive body, car audio, LAN system of FA, etc.



1.1.2 Specifications

Table 1.1 lists performance overview of M16C/29 Group 80-pin package.

Table 1.2 lists performance overview of M16C/29 Group 64-pin package.

Table 1.1 Performance Overview of M16C/29 Group (T-ver./V-ver.) (80-Pin Package)

	ltem	Performance		
CPU	Number of basic instructions	91 instructions		
	Shortest instruction	50 ns (f(BCLK) = 20MHz, Vcc = 3.0 to 5.5 V) (Normal-ver./T-ver.)		
	excution time	100 ns(f(BCLK) = 10MHz, Vcc = 2.7 to 5.5 V) (Normal-ver.) 50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V, -40 to 105°C) (V-ver.)		
		62.5 ns (f(BCLK) = 16MHz, VCC = 4.2 to $5.5 V, -40 to 105 C)$ (V-ver.)		
	Operation mode	Single chip mode		
	Operation mode Address space	1 Mbyte		
	Memory capacity	ROM/RAM: See Tables 1.3 to 1.5		
Peripheral	Port			
Function	Multifunction timer	Input/Output: 71 lines		
Function		TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer		
		TimerS (Input Capture/Output Compare):		
		16 bit base timer x 1 channel (Input/Output x 8 channels)		
	Serial I/O	2 channels (UART, clock synchronous serial I/O)		
		1 channel (UART, clock synchronous serial I/O, I ² C bus, or IEbus ⁽¹⁾)		
		2 channels (Clock synchronous serial I/O)		
		1 channel (Multi- master I ² C bus)		
	A/D converter	10 bits x 27 channels		
	DMAC	2 channels		
	CRC calculation circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable		
	CAN module	1 channel, supporting CAN 2.0B specification		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
	Interrupt	29 internal and 8 external sources, 4 software sources,		
		interrupt priority level: 7		
	Clock generation circuit	4 circuits		
		• Main clock (These circuits contain a built-in feedback		
		Sub-clock resistor)		
		On-chip oscillator(main-clock oscillation stop detect function)		
		PLL frequency synthesizer		
	Oscillation stop detect Function	Main clock oscillation stop, re-oscillation detect function		
	Voltage detection circuit	Available (Normal-ver.) / Not available (T-ver., V-ver.)		
Electrical	Power supply voltage	Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.)		
Charact-		Vcc = 2.7 to 5.5 V (f(BCLK) = 10 MHz)		
eristics		Vcc = 3.0 to 5.5 V (T-ver.)		
		Vcc = 4.2 to 5.5 V (V-ver.)		
	Power consumption	18 mA (Vcc = 5 V, f(BCLK) = 20 MHz)		
		$25 \mu\text{A}$ (f(X _{CIN}) = 32 kHz on RAM)		
		$3 \mu A$ (Vcc = 5 V, f(X _{CIN}) = 32 kHz, in wait mode)		
Flash	Program/erase supply voltage	0.8 μA (Vcc = 5 V, in stop mode) 2.7 to 5.5 V (Normal-ver.), 3.0 to 5.5 V (T-ver.), 4.2 to 5.5 V (V-ver.)		
memory	Program and erase endurance	100 times (all space) or 1,000 times (blocks 0 to 5)/		
memory		10,000 times (blocks A and $B^{(2)}$)		
Onerating	ambient temperature	-20 to 85° C/-40 to 85° C ⁽²⁾ (Normal-ver.)		
Operating		-20 to 85°C (7-40 to 85°C (7) (Normal-ver.)		
Package		80-pin plastic mold LQFP		
Package		UU-pin piaslic mulu LQFF		

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

2. Refer to Table 1.6 to Table 1.8 Product code.



Table 1.2 Performance Overview of M16C/29 Group (64-Pin Package)
--

CPU Number of basic instructions 91 instructions Shortest instruction excution time 50 ns (f(BCLK) = 20MHz, Vcc = 3.0 to 5.5 V) (Normal-ver./1 100 ns(f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, -40 to 105°C) (Normal-ver.) 50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V, -40 to 105°C) (Normal-ver.) 50 ns (f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, -40 to 125°C) (Normal-ver.) 62.5 ns (f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, -40 to 125°C) (Normal-ver.) 64 Address space Peripheral function Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral function Input/Output: 55 lines Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channel Three-phase Motor Control Timer Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Vatchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit • Main clock (resistor)		Item	Performance		
Shortest instruction 50 ns (f(BCLK) = 20MHz, Vcc = 3.0 to 5.5 V) (Normal-ver.) excution time 100 ns(f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V) (Normal-ver.) 50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V, 40 to 105°C) (Normal-ver.) 62.5 ns (f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, 40 to 105°C) (Normal-ver.) 62.5 ns (f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, 40 to 105°C) (Normal-ver.) 7 Peripheral Form mode Single chip mode Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral Port Input/Output: 55 lines ImmerA:16 bits x 5 channels, TimerB:16 bits x 3 channel function Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channel Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Multi-master I²C bus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module 1 channel, supporting CAN 2.0B specification Watchdog timer 15 bits x 1 channel (with prescaler) Interrup					
excution time 100 ns(f(BCLK) = 10MHz, Vcc = 2.7 to 5.5 V) (Normal-ver.) 50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V, -40 to 105°C) (62.5 ns (f(BCLK) = 10MHz, Vcc = 4.2 to 5.5 V, -40 to 125°C) (Operation mode Single chip mode Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral Port function Multifunction timer function Multifunction timer function Multifunction timer Serial I/O 2 channels (UART, clock synchronous serial I/O, 1/2 bus, or IEbu A/D converter 10 bits x 16 channels DMAC 2 channels CAC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module 1 channel, supporting CAN 2.08 specification Watchdog timer 15 bits x 1 channel with prescaler) Interrupt 22 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock (These circuits contain a built-in feedback · Sub-clock] • Obcok generation circuit A circuits • Main clock soscillation stop detect function <tr< td=""><td>CPU</td><td></td><td></td></tr<>	CPU				
50 ns (f(BCLK) = 20MHz, Vcc = 4.2 to 5.5 V, 40 to 105°C) (62.5 ns (f(BCLK) = 16MHz, Vcc = 4.2 to 5.5 V, 40 to 125°C) (Operation mode Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral Port function Multifunction timer TimerA: 16 bits x 5 channels, TimerB:16 bits x 3 channel TimerS (Input Capture/Output Compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (Input/Output & channel Capacity compare): 16bit base timer x 1 channel (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Multi-master I ² C bus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Vater of the circuits 1 channel (with prescaler) Interrupt 28 internal sources, 4 software sources interrupt priority level: 7 Clock generation circuit<					
62.5 ns (f(BCLK) = 16MHz, Vcc = 4.2 to 5.5 V, -40 to 125°C) (t Operation mode Single chip mode Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral Port function Multifunction timer Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channel Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Multi-master 1/2 cbus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module 1 channel, supporting CAN 2.0B specification Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit Valtage detection circuit A vailable (Normal-ver.) / Not available (T-ver., V-ver.) Oscillation stop detect function Main clock oscillation stop, re-oscillation detect function Voltage detection circuit A vailable (Normal-ver.) / Not available (T-ver., V-ver.)		excution time			
Operation mode Single chip mode Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral function Multifunction timer TimerA: 16 bits x 5 channels, TimerB: 16 bits x 3 channel TimerS (Input Capture/Output Compare): 16bit base timer x 1 channel (Input/Output x 8 channel Serial I/O Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Vatchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock These circuits contain a built-in feedback • Sub-clock resistor) • On-chip oscillator (main-clock oscillation stop detect functio Voltage detection circuit Available (Normal-ver.) / Not available (T-ver., V-ver.) Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Sc # 2.0 to 5.5 V ((FBCLK) = 20 MHz) Vcc = 4.2 to 5.5 V (V-ver.) Power consumption 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) (25 µA (f(Xcm) = 32 kHz on RAM) (3 µA (Vcc = 5 V, in stop mode)					
Address space 1 Mbytes Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral Port Input/Output: 55 lines function Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channel Three-phase Motor Control Timer Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selection Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock (These circuits contain a built-in feedback • Sub-clock feisistor) • On-chip oscillation stop detect function Voltage detection circuit Available (Normal-ver.) / Not available (T-ver., V-ver.) Vocc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 3.0 to 5.5 V ((FBCLK) = 20 MHz) (Normal-ver.) Vacc = 4.2 to 5.5 V (V-ver.) Power consumption 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) Sp4 (f(Xcm) = 32 kHz on RAM) 3 µA (Vcc = 5 V, in stop mode) <td></td> <td></td> <td></td>					
Memory capacity ROM/RAM: See Tables 1.3 to 1.5 Peripheral function Port Input/Output: 55 lines Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 chann Three-phase Motor Control Timer Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Multi-master I ² C bus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Vatchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock (These circuits contain a built-in feedback • Sub-clock [resistor) • On-chip oscillator main-clock oscillation stop detect function Voltage detection circuit Power supply voltage Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 4.2 to 5.5 V (T-ver.) Vcc = 4.2 to 5.5 V (T-ver.) Vcc = 5 V, f(BCLK) = 20 MHz) 25 μA (f(Xcm) = 32 kHz on RAM) 3 μA (Vcc = 5 V, in stop mode)		-			
Peripheral function Port Input/Output: 55 lines Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels, TimerS (Input Capture/Output Compare): 16bit base timer x 1 channel (Input/Output x 8 channels) Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Interrupt 16 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock • Sub-clock • Sub-clock • Sub-clock • Sub-clock Electrical Charact- eristics Power supply voltage Voce = 3.0 to 5.5 V (ftBCLK) = 20 MHz) × Coc = 3.0 to 5.5 V (ftBCLK) = 20 MHz) Voce = 4.2 to 5.5 V (V-ver.) Power consumption 18 mA (Vcc = 5 V, ftXcm) = 32 kHz, in wait mode) 0.8 μA (Vcc = 5 V, in stop mode)		•			
function Multifunction timer TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels, Three-phase Motor Control Timer Serial I/O 2 channels (UART, clock synchronous serial I/O) 16bit base timer x 1 channel (Input/Output x 8 channels) Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (Multi-master I ² C bus) A/D converter 10 bits x 16 channels DMAC DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module 1 channel, supporting CAN 2.0B specification Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock / resistor) • On-chip oscillation stop detect function • Oscillation stop detect function Main clock oscillation stop, re-oscillation detect function Voltage detection circuit Vcc = 3.0 to 5.5 V (ftBCLK) = 20 MHz) (Normal-ver.) Vcc = 4.2 to 5.5 V (V-ver.) Vcc = 5.5 V (tBCLK) = 20 MHz) Power consumption 18 mA (Vcc = 5 V, ftBCLK) = 20 MHz) Vcc = 5.5 V (treer.) 25 µA (ftCcm) = 32 kHz, in wait mode) 0.8 µA (Vc					
Image: Serial I/O Three-phase Motor Control Timer TimerS (Input Capture/Output Compare): 16bit base timer x 1 channel (Input/Output x 8 channel 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Multi-master I ² C bus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selet CAN module Interrupt 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock } (These circuits contain a built-in feedback • Sub-clock } • On-chip oscillator(main-clock oscillation stop detect funct • PLL frequency synthesizer Oscillation stop detect function Main clock oscillation stop, re-oscillation detect function • PLL frequency synthesizer Power supply voltage Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) Vcc = 4.2 to 5.5 V (HBCLK) = 10 MHz) Vcc = 4.2 to 5.5 V (Kolk) = 32 kHz, in wait mode) 0.8 μA (Vcc = 5 V, f(Xolk) = 32 kHz, in wait mode)	Peripheral		· · ·		
Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module Matchdog timer 15 bits x 1 channel (Multi-master) Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock { resistor} • On-chip oscillator(main-clock oscillation stop detect function Vottage detection circuit Oscillation stop detect function Main clock socillation stop, re-oscillation detect function Votage detection circuit Power supply voltage Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 4.2 to 5.5 V (f(BCLK) = 20 MHz) Power consumption 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) 3 μA (Vcc = 5 V, f(BCLK) = 32 kHz, in wait mode) 0.8 μA (Vcc = 5 V, in stop mode)	function	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels		
16bit base timer x 1 channel (Input/Output x 8 channel Serial I/O 2 channels (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (UART, clock synchronous serial I/O) 1 channel (Clock synchronous serial I/O) 1 channel (Multi-master I²C bus) A/D converter 10 bits x 16 channels DMAC 2 channels CRC calculation circuit 2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB select CAN module 1 channel, supporting CAN 2.0B specification Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt 28 internal and 8 external sources, 4 software sources interrupt 28 internal and 8 external sources, 4 software sources Oscillation stop detect function Main clock resistor) • On-chip oscillator(main-clock oscillation stop detect function Voltage detection circuit Available (Normal-ver.) / Not available (T-ver., V-ver.) Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 4.2 to 5.5 V (V-ver.) Vcc = 4.2 to 5.5 V (F(BCLK) = 20 MHz) eristics 25 µA (f(XciN) = 32 kHz, in wait mode) 0.8 µA (Vcc = 5 V, f(ScLK) = 20 KHz)					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
$ \begin{array}{ c c c c c } \hline \end{tabular} \\ \hline tabul$			16bit base timer x 1 channel (Input/Output x 8 channels)		
$ \begin{array}{ c c c c c } \hline \end{tabular} \begin{tabular}{ c c c c c } \hline 1 & channel (Clock synchronous serial I/O) \\ 1 & channel (Multi-master I^2C bus) \\ \hline \end{tabular} t$		Serial I/O			
$\begin{tabular}{ c c c c c c c } \hline l & l & l & l & l & l & l & l & l & l$					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		A/D converter	10 bits x 16 channels		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		DMAC	2 channels		
$\begin{tabular}{ c c c c c c } \hline Watchdog timer & 15 bits x 1 channel (with prescaler) \\ \hline Interrupt & 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 \\ \hline Clock generation circuit & 4 circuits & • Main clock & (These circuits contain a built-in feedback & • Sub-clock & resistor) & • On-chip oscillator(main-clock oscillation stop detect function & • PLL frequency synthesizer \\ \hline Oscillation stop detect function & Main clock oscillation stop, re-oscillation detect function & • PLL frequency synthesizer \\ \hline Oscillation stop detect function & Available (Normal-ver.) / Not available (T-ver., V-ver.) \\ \hline Electrical Characteristics & • Power supply voltage & Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) \\ \hline Vcc = 4.2 to 5.5 V (T-ver.) \\ \hline Vcc = 4.2 to 5.5 V (V-ver.) \\ \hline Power consumption & 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) \\ \hline 25 \mu A (f(X_{CIN}) = 32 kHz on RAM) \\ \hline 3 \mu A (Vcc = 5 V, f(X_{CIN}) = 32 kHz, in wait mode) \\ \hline 0.8 \mu A (Vcc = 5 V, in stop mode) \\ \hline \end{tabular}$		CRC calculation circuit	2 polynomial (CRC-CCITT and CRC-16) with MSB/LSB selectable		
Interrupt 28 internal and 8 external sources, 4 software sources interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock social abuilt-in feedback • Sub-clock resistor) On-chip oscillator(main-clock oscillation stop detect function • PLL frequency synthesizer Oscillation stop detect function Voltage detection circuit Available (Normal-ver.) / Not available (T-ver., V-ver.) Electrical charact- eristics Power supply voltage Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) Vcc = 3.0 to 5.5 V (T-ver.) Vcc = 4.2 to 5.5 V (V-ver.) Power consumption 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) 25 µA (f(XciN) = 32 kHz on RAM) 3 µA (Vcc = 5 V, f(XciN) = 32 kHz, in wait mode) 0.8 µA (Vcc = 5 V, in stop mode)		CAN module	1 channel, supporting CAN 2.0B specification		
Interrupt priority level: 7 Clock generation circuit 4 circuits • Main clock (These circuits contain a built-in feedback • Sub-clock resistor) • On-chip oscillator(main-clock oscillation stop detect function • Descillation stop detect function Main clock oscillation stop, re-oscillation detect function • Voltage detection circuit Available (Normal-ver.) / Not available (T-ver., V-ver.) Vicc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) Charact- eristics Power supply voltage Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) Vcc = 4.2 to 5.5 V (V-ver.) Vcc = 4.2 to 5.5 V (V-ver.) Power consumption 18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) 25 µA (f(XciN) = 32 kHz on RAM) 3 µA (Vcc = 5 V, f(XciN) = 32 kHz, in wait mode) 0.8 µA (Vcc = 5 V, in stop mode) 0.8 µA (Vcc = 5 V, in stop mode)		Watchdog timer	15 bits x 1 channel (with prescaler)		
$ \begin{array}{ c c c c c } \hline Clock generation circuit & 4 circuits & Main clock & (These circuits contain a built-in feedback & Sub-clock & resistor) & On-chip oscillator(main-clock oscillation stop detect function & PLL frequency synthesizer & Oscillation stop detect function & Main clock oscillation stop, re-oscillation detect function & Voltage detection circuit & Available (Normal-ver.) / Not available (T-ver., V-ver.) & Vcc = 3.0 to 5.5 V (f(BCLK) = 20 MHz) (Normal-ver.) & Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) & Vcc = 3.0 to 5.5 V (f(BCLK) = 10 MHz) & Vcc = 3.0 to 5.5 V (T-ver.) & Vcc = 4.2 to 5.5 V (V-ver.) & Vcc = 4.2 to 5.5 V (V-ver.) & Vcc = 5 V, f(BCLK) = 20 MHz) & 25 \mu A (f(X_{CIN}) = 32 kHz on RAM) & 3 \mu A (Vcc = 5 V, f(X_{CIN}) = 32 kHz, in wait mode) & 0.8 \mu A (Vcc = 5 V, in stop mode) & 0.8 \mu A (Vcc = 5 V$		Interrupt	28 internal and 8 external sources, 4 software sources,		
$\begin{array}{ c c c c c } \hline & Main clock & (These circuits contain a built-in feedback \\ & Sub-clock & resistor) \\ & On-chip oscillator(main-clock oscillation stop detect function) \\ & On-chip oscillator(main-clock oscillation stop detect function) \\ & Oscillation stop detect function & Main clock oscillation stop, re-oscillation detect function \\ & Voltage detection circuit & Available (Normal-ver.) / Not available (T-ver., V-ver.) \\ & Electrical & Power supply voltage & Vcc = 3.0 \text{ to } 5.5 \text{ V (f(BCLK) = 20 MHz) (Normal-ver.)} \\ & Vcc = 3.0 \text{ to } 5.5 \text{ V (f(BCLK) = 10 MHz)} \\ & Vcc = 3.0 \text{ to } 5.5 \text{ V (f(BCLK) = 10 MHz)} \\ & Vcc = 4.2 \text{ to } 5.5 \text{ V (V-ver.)} \\ & Vcc = 4.2 \text{ to } 5.5 \text{ V (V-ver.)} \\ & Power consumption & 18 \text{ mA (Vcc} = 5 \text{ V, f(BCLK) = 20 MHz)} \\ & Avail able (f(X_{CIN) = 32 \text{ kHz on RAM})} \\ & Aual (Vcc = 5 \text{ V, f(X_{CIN}) = 32 \text{ kHz, in wait mode})} \\ & O.8 \ \mu \text{A (Vcc} = 5 \text{ V, in stop mode)} \\ \end{array}$			interrupt priority level: 7		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Clock generation circuit	4 circuits		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		_	Main clock (These circuits contain a built-in feedback		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$					
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			On-chip oscillator(main-clock oscillation stop detect function)		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			PLL frequency synthesizer		
Electrical Charact- eristicsPower supply voltage $Vcc = 3.0 \text{ to } 5.5 \text{ V} (f(BCLK) = 20 \text{ MHz}) (Normal-ver.)$ $Vcc = 2.7 \text{ to } 5.5 \text{ V} (f(BCLK) = 10 \text{ MHz})$ $Vcc = 3.0 \text{ to } 5.5 \text{ V} (f(BCLK) = 10 \text{ MHz})$ $Vcc = 4.2 \text{ to } 5.5 \text{ V} (T-ver.)$ Power consumption18 mA (Vcc = 5 V, f(BCLK) = 20 \text{ MHz}) $25 \mu\text{A} (f(X_{CIN}) = 32 \text{ kHz on RAM})$ $3 \mu\text{A} (Vcc = 5 \text{ V}, f(X_{CIN}) = 32 \text{ kHz, in wait mode})$ $0.8 \mu\text{A} (Vcc = 5 \text{ V}, \text{ in stop mode})$		-			
$\begin{array}{c c} \mbox{Charact-}\\ \mbox{eristics} \end{array} & \begin{array}{c} \mbox{Vcc} = 2.7 \mbox{ to } 5.5 \mbox{ V} (f(BCLK) = 10 \mbox{ MHz}) \\ \hline \mbox{Vcc} = 3.0 \mbox{ to } 5.5 \mbox{ V} (T-ver.) \\ \hline \mbox{Vcc} = 4.2 \mbox{ to } 5.5 \mbox{ V} (V-ver.) \\ \hline \mbox{Vcc} = 4.2 \mbox{ to } 5.5 \mbox{ V} (V-ver.) \\ \hline \mbox{Power consumption} \end{array} \\ \begin{array}{c} \mbox{Power consumption} \\ \mbox{18 mA} \mbox{ (Vcc} = 5 \mbox{ V}, f(BCLK) = 20 \mbox{ MHz}) \\ \mbox{25 } \mu A \mbox{ (f(X_{CIN}) = 32 \mbox{ kHz on RAM}) \\ \mbox{3 } \mu A \mbox{ (Vcc} = 5 \mbox{ V}, in \mbox{ stop mode}) \\ \hline \mbox{0.8 } \mu A \mbox{ (Vcc} = 5 \mbox{ V}, in \mbox{ stop mode}) \\ \end{array}$					
eristics $VCC = 3.0 \text{ to } 5.5 \text{ V (T-ver.)}$ Vcc = 4.2 to 5.5 V (V-ver.)Power consumption18 mA (Vcc = 5 V, f(BCLK) = 20 MHz)25 μ A (f(XcIN) = 32 kHz on RAM)3 μ A (Vcc = 5 V, f(XcIN) = 32 kHz, in wait mode)0.8 μ A (Vcc = 5 V, in stop mode)		Power supply voltage			
VCC = 4.2 to 5.5 V (V-ver.)Power consumption18 mA (VCC = 5 V, f(BCLK) = 20 MHz) $25 \ \mu\text{A}$ (f(X _{CIN}) = 32 kHz on RAM) $3 \ \mu\text{A}$ (VCC = 5 V, f(X _{CIN}) = 32 kHz, in wait mode) $0.8 \ \mu\text{A}$ (VCC = 5 V, in stop mode)	Charact-		Vcc = 2.7 to 5.5 V (f(BCLK) = 10 MHz)		
Power consumption18 mA (Vcc = 5 V, f(BCLK) = 20 MHz) $25 \mu A$ (f(XciN) = 32 kHz on RAM) $3 \mu A$ (Vcc = 5 V, f(XciN) = 32 kHz, in wait mode) $0.8 \mu A$ (Vcc = 5 V, in stop mode)	eristics				
$25 \ \mu\text{A} (f(X_{CIN}) = 32 \ \text{kHz on RAM})$ $3 \ \mu\text{A} \ (\text{VCC} = 5 \ \text{V}, \ f(X_{CIN}) = 32 \ \text{kHz}, \ \text{in wait mode})$ $0.8 \ \mu\text{A} \ (\text{VCC} = 5 \ \text{V}, \ \text{in stop mode})$					
$3 \ \mu A \ (VCC = 5 \ V, \ f(X_{CIN}) = 32 \ kHz, \ in \ wait \ mode)$ 0.8 \ \ \ A \ (VCC = 5 \ V, \ in \ stop \ mode)		Power consumption			
0.8 μA (Vcc = 5 V, in stop mode)					
Flash Program/erase supply voltage 2.7 to 5.5 V (Normal-ver.), 3.0 to 5.5 V (T-ver.), 4.2 to 5.5 V (V		-			
memory Program and erase endurance 100 times (all space) or 1,000 times (blocks 0 to 5)/	memory	Program and erase endurance			
10,000 times (blocks A and B ⁽²⁾)					
Operating ambient temperature -20 to 85°C/-40 to 85°C ⁽²⁾ (Normal-ver.)	Operating	ambient temperature			
-40 to 85°C (T-ver.), -40 to 125°C (V-ver.)			-40 to 85°C (T-ver.), -40 to 125°C (V-ver.)		
Package 64-pin plastic mold LQFP	Package		64-pin plastic mold LQFP		

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.

2. Refer to Table 1.6 to Table 1.8 Product code.

1.2 Block Diagram

Figure 1.1 is a block diagram of the M16C/29 Group, 80-pin package.





Figure 1.1 M16C/29 Group, 80-Pin Block Diagram








Figure 1.2 M16C/29 Group, 64-Pin Block Diagram



As of March. 2007

1.3 Product List

Tables 1.3 to 1.5 list the M16C/29 Group products and Figure 1.3 shows the type numbers, memory sizes and packages. Tables 1.6 to 1.8 list the product code of flash memory version for M16C/29 Group. Figure 1.4 to Figure 1.6 show the marking diagram of flash memory version for M16C/29 Group.

		ai 011, 2007			
Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30290FAHP	96 K + 4 K	8 K	PLQP0080KB-A (80P6Q-A)		
M30290FCHP	128 K + 4 K	12 K		Flash	U3, U5,
M30291FAHP	96 K + 4 K	8 K	PLQP0064KB-A (64P6Q-A)	Memory	U7, U9
M30291FCHP	128 K + 4 K	12 K	FLQF0004KB-A (04F0Q-A)		
M30290M8-XXXHP	64 K	4 K			
M30290MA-XXXHP	96 K	8 K	PLQP0080KB-A (80P6Q-A)	Mask	112 115
M30290MC-XXXHP	128 K	12 K			
M30291M8-XXXHP	64 K	4 K		ROM	U3, U5
M30291MA-XXXHP	96 K	8 K	PLQP0064KB-A (64P6Q-A)		
M30291MC-XXXHP	128 K	12 K			

Table 1.3 Product List (1) -Normal Version

Table 1.4 Product List (2) -T Version

Table 1.4 Product List (2)	T Version		As of M	arch, 2007	
Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30290FATHP	96 K + 4 K	8 K	PLQP0080KB-A (80P6Q-A)		
M30290FCTHP	128 K + 4 K	12 K		Flash	U3, U5,
M30291FATHP	96 K + 4 K	8 K		Memory	U7, U9
M30291FCTHP	128 K + 4 K	12 K	- PLQP0064KB-A (64P6Q-A)		
M30290M8T-XXXHP	64 K	4 K			
M30290MAT-XXXHP	96 K	8 K	PLQP0080KB-A (80P6Q-A)	Mask ROM	
M30290MCT-XXXHP	128 K	12 K			UO
M30291M8T-XXXHP	64 K	4 K			00
M30291MAT-XXXHP	96 K	8 K	PLQP0064KB-A (64P6Q-A)		
M30291MCT-XXXHP	128 K	12 K	1		



Table 1.5 Product List (3) -V Version

As of March, 2007

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30290FAVHP	96 K + 4 K	8 K	PLQP0080KB-A (80P6Q-A)		
M30290FCVHP	128 K + 4 K	12 K		Flash	U3, U5,
M30291FAVHP	96 K + 4 K	8 K	PLQP0064KB-A (64P6Q-A)	Memory	U7, U9
M30291FCVHP	128 K + 4 K	12 K	FLQF0004RD-A(04F0Q-A)		
M30290M8V-XXXHP	64 K	4 K			
M30290MAV-XXXHP	96 K	8 K	PLQP0080KB-A (80P6Q-A)	Mask	UO
M30290MCV-XXXHP	128 K	12 K	-		
M30291M8V-XXXHP	64 K	4 K		ROM	00
M30291MAV-XXXHP	96 K	8 K	PLQP0064KB-A (64P6Q-A)		
M30291MCV-XXXHP	128 K	12 K			




Figure 1.3 Type No., Memory Size, and Package



Product		Internal ROM (User Program Space: Blocks 0 to 5)				Operating Ambient
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature
U3		100		100	0 to 60℃	-40 to 85℃
U5	Lead-free	100	0 to 60°C	100	010000	-20 to 85℃
U7	Lead-liee	1,000	0 10 00 0	10.000	-40 to 85℃	-40 to 85℃
U9		1,000		10,000	-20 to 85℃	-20 to 85℃

Table 1.6 Product Codes of Flash Memory Version -M16C/29 Group, Normal-ver.

Table 1.7 Product Codes of Flash Memory Version -M16C/29 Group, T-ver.

			-				
Product		(User Progr	Internal ROMInternal ROM(User Program Space: Blocks 0 to 5)(Data Space: Blocks A and B)		Operating Ambient		
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature	
U3	Lead-free	100	0 to 60℃	100	-40 to 85℃	-40 to 85℃	
U7	Lead-free1,000		010000	10,000	-40 10 05 C	-40 10 65 C	

Table 1.8 Product Codes of Flash Memory Version

Product		(User Prog	Internal ROM Internal ROM (User Program Space: Blocks 0 to 5) (Data Space: Blocks A and B)		Operating	
Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Ambient Temperature
U3	Lead-free	100	0 to 60℃	100	-40 to 125℃	-40 to 125℃
U7	Leau-liee	1,000		10,000	-40 10 125 0	-40 10 125 0

Table 1.9 Product Codes of Mask ROM Version -M16C/29 Group, Normal-ver.

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85℃
U5	Leau-liee	-20 to 85℃

Table 1.10 Product Code of Mask ROM Version -M16C/29 Group, T-ver.

Product Code	Package	Operating Ambient Temperature
U0	Lead-free	-40 to 85℃

Table 1.11 Product Code of Mask ROM Version

Product Code	Package	Operating Ambient Temperature
U0	Lead-free	-40 to 125℃

-M16C/29 Group, V-ver.

-M16C/29 Group, V-ver.




Figure 1.4 Marking Diagrams of Flash Memory Version - M16C/29 Group Normal-ver. (Top View)




Figure 1.5 Marking Diagrams of Flash Memory Version - M16C/29 Group T-ver. (Top View)

RENESAS




Figure 1.6 Marking Diagrams of Flash Memory Version - M16C/29 Group V-ver. (Top View)




Figure 1.7 Marking Diagrams of Mask ROM Version - M16C/29 Group Normal-ver. (Top View)

Figures 1.7 and 1.8 show the pin assignments (top view).




Figure 1.8 Pin Assignment (Top View) of 80-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART/CAN Pin	Multi-master I ² C bus Pin	Analog Pin
1		P95				CLK4		AN25
2		P93				СТХ		AN24
3		P92		TB2IN		CRX		AN32
4		P91		TB1IN				AN31
5	CLKOUT	P90		ΤΒοιΝ				AN30
6	CNVss							
7	XCIN	P87						
8	Хсоит	P86						
9	RESET							
10	Хоит							
11	Vss							
12	Xin							
13	Vcc							
14		P85	NMI	SD				
15		P84	INT ₂	ZP				
16		P83	INT ₁					
17		P82	ĪNT ₀					
18		P81		TA4IN / U				
19		P80		ТА40UT / U				
20		P77		ТАзіл				
21		P76		ТАзоит				
22		P75		TA2IN / W				
23		P74		TA20UT / W				
24		P73		TA1IN / V		CTS2 / RTS2 / TxD1		
25		P72		TA10UT / V		CLK2 / RxD1		
26		P71		TAOIN		RxD2 / SCL2 / CLK1		
27		P70		ΤΑυουτ		TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1		
28		P67				TxD1		
29		P66				RxD1		
30		P65				CLK1		
31		P64				RTS1 / CTS1/ CTS0 / CLKS1		
32		P37						
33		P36						
34		P35						
35		P34						
36		P33						
37		P32				Sout3		
38		P31				SIN3		
39		P30				CLK3		
40		P63				TxD0		

Table 1 12 Pin Characteristics for 80-Pin Package

Table 1.12	Pin	Characteristics	for 80-Pin	Package	(continued)
		••••••••••••••••		. aonago	(0011011000)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART/CAN Pin	Multi-master I ² C bus Pin	Analog Pin
41		P62				RxD0		
42		P61				CLK0		
43		P60				RTS0 / CTS0		
44		P27			OUTC17 / INPC17			
45		P26			OUTC16 / INPC16			
46		P25			OUTC15 / INPC15			
47		P24			OUTC14 / INPC14			
48		P23			OUTC13 / INPC13			
49		P22			OUTC12 / INPC12			
50		P21			OUTC11 / INPC11		SCLMM	
51		P20			OUTC10 / INPC10		SDAMM	
52		P17	INT ₅	IDU	INPC17			
53		P16	INT4	IDW				
54		P15	INT3	IDV				ADTRG
55		P14						
56		P13						AN23
57		P12						AN22
58		P11						AN21
59		P10						AN20
60		P07						AN07
61		P06						AN06
62		P05						AN05
63		P04						AN04
64		P03						AN03
65		P02						AN02
66		P01						AN01
67		P00						AN00
68		P107	KI3					AN7
69		P106	KI2					AN6
70		P105	KI1					AN5
71		P104	KI0					AN4
72		P103						AN3
73		P102						AN2
74		P101						AN1
75	AVss							
76		P100						AN ₀
77	Vref							
78	AVcc							
79		P97				SIN4		AN27
80		P96				SOUT4		AN26




Figure 1.9 Pin Assignment (Top View) of 64-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART/CAN Pin	Mult-master I ² C bus Pin	Analog Pin
1		P91		TB1IN				AN31
2	CLKOUT	P90		TBOIN				AN30
3	CNVss							
4	XCIN	P87						
5	Хсоит	P86						
6	RESET							
7	Xout							
8	Vss							
9	XIN							
10	Vcc							
11		P85	NMI	SD				
12		P84	INT ₂	ZP				
13		P83	INT1					
14		P82	INT ₀					
15		P81		TA4IN / Ū				
16		P80		ТА40UT / U				
17		P77		ΤΑ3ΙΝ				
18		P76		ТАзоит				
19		P75		TA2IN / W				
20		P74		ТА20UT / W				
21		P73		TA1IN / V		CTS2 / RTS2 / TXD1		
22		P72		TA10UT / V		CLK2 / RxD1		
23		P71		TAOIN		RxD2 / SCL2 / CLK1		
24		P70		ΤΑοουτ		TxD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1		
25		P67				TxD1		
26		P66				RxD1		
27		P65				CLK1		
28		P64				RTS1 / CTS1/ CTS0 / CLKS1		
29		P33						
30		P32				Sout3		
31		P31				SIN3		
32		P30				CLK3		
33		P63				TxD0		
34		P62				RxD0		
35		P61				CLK0		
36		P60				RTS0 / CTS0		
37		P27			OUTC17 / INPC17			
38		P26			OUTC16 / INPC16			
39		P25			OUTC15 / INPC15			
40		P24			OUTC14 / INPC14			

Table 1.13 Pin Characteristics for 64-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART/CAN Pin	Multi-master I ² C bus Pin	Analog Pin
41		P23			OUTC13 / INPC13			
42		P22			OUTC12 / INPC12			
43		P21			OUTC11 / INPC11		SCLMM	
44		P20			OUTC10 / INPC10		SDAMM	
45		P17	INT5	IDU	INPC17			
46		P16	INT ₄	IDW				
47		P15	INT3	IDV				ADTRG
48		P03						AN03
49		P02						AN02
50		P01						AN01
51		P00						AN00
52		P107	KI 3					AN7
53		P106	KI2					AN6
54		P105	KI1					AN5
55		P104	KIO					AN4
56		P103						AN3
57		P102						AN2
58		P101						AN1
59	AVss							
60		P100						AN ₀
61	VREF							
62	AVcc							
63		P93				СТХ		AN24
64		P92		TB2IN		CRX		AN32

Table 1.13 Pin Characteristics for 64-Pin Package (continued)

1.5 Pin Description Table 1.14 Pin Description (64-pin and 80-pin packages)

Classification Power supply	Symbol Vcc, Vss	I/O Type	Function Apply 0V to the Vss pin. Apply following voltage to the Vcc pin.
Fower suppry	VCC, VSS	I	2.7 to 5.5 V (Normal), 3.0 to 5.5 V (T-ver.), 4.2 to 5.5 V (V-ver.)
Analog power	AVcc	I	Supplies power to the A/D converter. Connect the AVcc pin to Vcc and
supply	AVss		the AVss pin to Vss
Reset input	RESET	I	The microcomputer is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	Connect the CNVss pin to Vss
Main clock	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonate
input			or crystal oscillator between XIN and XOUT. To apply external clock, apply
Main clock	Хоит	0	it to XIN and leave XOUT open. If XIN is not used (for external oscillator or
output			external clock) connect XIN pin to VCC and leave XOUT open
Sub clock input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator
Sub clock output	Хсоит	0	between XCIN and XCOUT
Clock output	CLKOUT	0	Outputs the clock having the same frequency as f1, f8, f32, or fC
INT interrupt	INTO to INT5	I	Input pins for the INT interrupt. INT2 can be used for Timer A Z-phase
input			function
NMI interrupt	NMI	I	Input pin for the MMI interrupt. MMI cannot be used as I/O port while the three-
input			phase motor control is enabled. Apply a stable "H" to NMI after setting it's
			direction register to "0" when the three-phase motor control is enabled
Key input interrupt	KI0 to KI3	I	Input pins for the key input interrupt
Timer A	TA0OUT to	I/O	I/O pins for the timer A0 to A4
	TA40UT		
	TA0IN to		Input pins for the timer A0 to A4
	TA4IN		
	ZP	1	Input pin for Z-phase
Timer B	TB0IN to		Input pins for the timer B0 to B2
	TB2IN		
Three-phase	$\overline{U, \overline{U}, V, \overline{V},}$	0	Output pins for the three-phase motor control timer
motor control	W, W		
timer output	IDU, IDW,	I/O	Input and output pins for the three-phase motor control timer
umer output	IDV, <u>SD</u>	1/0	
Serial I/O	CTS0 to CTS2		Input pins for data transmission control
Senar I/O	RTS0 to RTS2	0	
		1/0	Output pins for data reception control
	CLK0 to CLK3		Inputs and outputs the transfer clock
	RxD0 to RxD2	I	Inputs serial data
	SIN3	I	Inputs serial data
	TxD0 to TxD2	0	Outputs serial data
	SOUT3	0	Outputs serial data
	CLKS1	0	Output pin for transfer clock
I ² C bus Mode	SDA2	I/O	Inputs and outputs serial data
	SCL2		Inputs and outputs the transfer clock
Multi-master	SDAMM	I/O	Inputs and outputs serial data
I ² C bus	SCLMM		Inputs and outputs the transfer clock
Reference	VREF	I	Applies reference voltage to the A/D converter
voltage input			
A/D converter	AN ₀ to AN ₇	I	Analog input pins for the A/D converter
	AN00 to AN03		
	AN24		

Classification	Symbol	I/O Type	Function
Timer S	INPC10 to INPC17	I	Input pins for the time measurement function
	OUTC10 to OUTC17		
CAN	CRX	I	Input pin for the CAN communication function
	СТХ	0	Output pin for the CAN communication function
I/O Ports	P00 to P03	I/O	CMOS I/O ports which have a direction register determines an individual
	P15 to P17		pin is used as an input port or an output port. A pull-up resistor is select-
	P20 to P27		able for every 4 input ports.
	P30 to P33		
	P60 to P67		
	P70 to P77		
	P80 to P87		
	P90 to P93		
	P100 to P107		

Table 1.14 Pin Description (64-pin and 80-pin packages) (Continued)

I: Input O: Output I/O: Input and output


Table 1.14 Pin Description (80-pin packages only) (Continued)

Classification	Symbol	I/O Type	Function
Serial I/O	CLK4	I/O	Inputs and outputs the transfer clock
	SIN4	I	Inputs serial data
	SOUT4	0	Outputs serial data
A/D Converter	AN04 to AN07	I	Analog input pins for the A/D converter
	AN20 to AN23		
	AN25 to AN27		
I/O Ports	P04 to P07	I/O	CMOS I/O ports which have a direction register determines an individual
	P10 to P14		pin is used as an input port or an output port. A pull-up resistor is select-
	P34 to P37		able for every 4 input ports.
	P95 to P97		
	P34 to P37 P95 to P97		

I : Input O : Output I/O : Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.





2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1.

The I flag is cleared to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is undefined.



3. Memory

Figure 3.1 is a memory map of the M16C/29 Group. M16C/29 Group provides 1-Mbyte address space from addresses 0000016 to FFFF16. The internal ROM is allocated lower addresses beginning with address FFFF16. For example, 64-Kbytes internal ROM is allocated addresses F000016 to FFFF16.

Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vector tables are allocated addresses FFFDC16 to FFFFF16. It stores the starting address of each interrupt routine. See the section on interrupts for details.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, 4-Kbytes internal RAM is allocated addresses 0040016 to 013FF16. Besides sotring data, it becomes stacks when the subroutines is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers is allocated addresses 0000016 to 003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vector table is allocated to the addresses FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the *M16C/60 and M16C/20 Series Software Manual*.




Figure 3.1 Memory Map

page 23 of 458

RENESAS

4. Special Function Registers (SFRs)

SFRs (Special Function Registers) are the control registers of peripheral functions. **Table 4.1** to **4.11** list the SFR address map.

Table 4.1 SFR Information (1)

Table	4.1 SFR Information (1)		
Address	Register	Symbol	After reset
000016			
000116			
000216			
000316		51.49	
000416	Processor mode register 0	PM0	0016
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0 System clock control register 1	CM0 CM1	010010002 001000002
000716		Civit	001000002
000816 000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX0000002
000B16			701000002
000C16	Oscillation stop detection register (Note 2)	CM2	0X0000102
000D16			
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	00XXXXX2
001016	Address match interrupt register 0	RMAD0	0016
001116			0016
001216			X016
001316			
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816	Voltage detection register 1 (Note 3,4) VCR1	000010002
0019 ₁₆ 001A ₁₆	Voltage detection register 1 (Note 3,4) Voltage detection register 2 (Note 3,4)	/	0016
001A16			0010
001D16	PLL control register 0	PLC0	0001X0102
001D16		1 200	0001/10102
001E16	Processor mode register 2	PM2	XXX000002
001F16	Low voltage detection interrupt register (Note 4)	D4INT	0016
002016	DMA0 source pointer	SAR0	XX16
002116			XX16
002216			XX16
002316			
002416	DMA0 destination pointer	DAR0	XX16
002516			XX16
002616			XX16
002716			
002816	DMA0 transfer counter	TCR0	XX16
002916			XX16
002A16			
002B16	DMA0 control register		000000000
002C16 002D16	DMA0 control register	DM0CON	00000X002
002D16 002E16			
002E16		1	
003016	DMA1 source pointer	SAR1	XX16
003116	- F		XX16
003216			XX16
003316			
003416	DMA1 destination pointer	DAR1	XX16
003516			XX16
003616			XX16
003716			
003816	DMA1 transfer counter	TCR1	XX16
003916			XX16
003A16			
003B16			000001/00
003C16	DMA1 control register	DM1CON	00000X002
003D16			
0005			
003E16			

Note 1: The blank areas are reserved and cannot be used by users.

Note 2: Bits CM20, CM21, and CM27 do not change at oscillation stop detection reset.

page 24 of 458

Note 3: This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 4: This registe can not use for T-ver. and V-ver.



Table 4.2 SFR Information (2)

Address	Register	Symbol	After reset
004016			
004116	CAN0 wakeup interrupt control register	C01WKIC	XXXXX0002
004216	CANO successful reception interrupt control register	CORECIC	XXXXX0002
004316	CAN0 successful transmission interrupt control register	COTRMIC	XXXXX0002
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	ICOC 0 interrupt control register		XXXXX0002
004616	ICOC 1 interrupt control register, I ² C bus interface interrupt control register 1 ICOC base timer interrupt control register, ScL/SDA interrupt control register 2	ICOC1IC,IICIC BTIC,SCLDAIC	XXXXX0002 XXXXX0002
0047 ₁₆ 0048 ₁₆	SI/O4 interrupt control register, INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register, INT4 interrupt control register	S3IC, INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	CAN0 error interrupt control register	C01ERRIC	XXXXX0002
004E16	A/D conversion interrupt control register, Key input interrupt control register (Note 2)	ADIC, KUPIC	XXXXX0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
005116	UART0 transmit interrupt control register	S0TIC	XXXXX0002
005216	UART0 receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	TimerA0 interrupt control register	TAOIC	XXXXX0002
005616	TimerA1 interrupt control register TimerA2 interrupt control register	TA1IC TA2IC	XXXXX0002 XXXXX0002
0057 ₁₆ 0058 ₁₆	TimerA2 Interrupt control register	TA3IC	XXXXX0002
005816	TimerA4 interrupt control register	TA4IC	XXXXX0002
005A16	TimerB0 interrupt control register	TBOIC	XXXXX0002
005B16	TimerB1 interrupt control register	TB1IC	XXXXX0002
005C16	TimerB2 interrupt control register	TB2IC	XXXXX0002
005D16	INTO interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016	CAN0 message box 0: Identifier/DLC		XX16
006116			XX16
006216			XX16
006316			XX16
006416			XX16
006516	CANO magazara hay 0 : Data field		XX16 XX16
006616 006716	CAN0 message box 0 : Data field		XX16
006716 006816			XX16
006916			XX16
006A16			XX16
006B16			XX16
006C16			XX16
006D16			XX16
006E16	CAN0 message box 0 : Time stamp		XX16
006F16			XX16
007016	CAN0 message box 1 : Identifier/DLC		XX16
007116			XX16
007216			XX16
007316			XX16
007416			XX16
007516	CANO mossage hav 1 : Data field		XX16 XX16
0076 ₁₆ 0077 ₁₆	CAN0 message box 1 : Data field		XX16 XX16
007716 007816			XX16
007816 007916			XX16
007916 007A16			XX16
007B16			XX16
007C16			XX16
007D16			XX16
	CAN0 message box 1 : Time stamp		XX16
007E16			

Note 1: The blank areas are reserved and cannot be used by users. Note 2: A/D conversion interrupt control register is effective when the bit1(Interrupt source select register (address 35Eh IFSR2A) is set to "0". Key input interrupt control register is effective when the bit1 is set to "1". X : Undefined

Table 4.3 SFR Information (3)

Table	4.3 SFR Information (3)		
Address	Register	Symbol	After reset
008016	CAN0 message box 2: Identifier/DLC		XX16
008116			XX16
008216			XX16
008316			XX16
008416			XX16
008516			XX16
008616	CAN0 message box 2 : Data field		XX16
008716			XX16
008816			XX16
008916			XX16
008A16			XX16
008B16			XX16
008C16			XX16
008D16			XX16
008E16	CAN0 message box 2 : Time stamp		XX16
008E16	Orivo message box 2 . Time stamp		XX16
009016	CAN0 message box 3 : Identifier/DLC		XX16
009016	CANO message box 3 . Identifiended		XX16 XX16
			XX16
009216			XX16
009316			XX16
009416			
009516	CANO massage have 2 - Data field		XX16 XX16
009616	CAN0 message box 3 : Data field		
009716			XX16
009816			XX16
009916			XX16
009A16			XX16
009B16			XX16
009C16			XX16
009D16			XX16
009E16	CAN0 message box 3 : Time stamp		XX16
009F16			XX16
00A016	CAN0 message box 4: Identifier/DLC		XX16
00A116			XX16
00A216			XX16
00A316			XX16
00A416			XX16
00A516			XX16
00A616	CAN0 message box 4 : Data field		XX16
00A716			XX16
00A816			XX16
00A916			XX16
00AA16			XX16
00AB16			XX16
00AC16			XX 16
00AD16			XX16
00AE16	CAN0 message box 4 : Time stamp		XX16
00AF16			XX16
00B016	CAN0 message box 5 : Identifier/DLC		XX16
00B116	-		XX16
00B216			XX16
00B316			XX16
00B416			XX16
00B516			XX16
00B616	CAN0 message box 5 : Data field		XX16
00B716			XX16
00B816			XX16
00B916			XX16
00B916 00BA16			XX16
00BA16			XX16
00BB16 00BC16			XX16
			XX16
00BD16	CAN0 message box 5 : Time stamp		XX16 XX16
00BE16	Onno message box o . Time stamp		XX16 XX16
00BF16			01/10

Note 1: The blank areas are reserved and cannot be used by users.



Table 4.4 SFR Information (4)

Table	4.4 SFR Information (4)		
Address	Register	Symbol	After reset
00C016	CAN0 message box 6: Identifier/DLC		XX16
00C116			XX16
00C216			XX16
00C316			XX16
00C416			XX16
			XX16
00C516	CANO message her 6 : Data field		XX16
00C616	CAN0 message box 6 : Data field		
00C716			XX16
00C816			XX16
00C916			XX16
00CA16			XX16
00CB16			XX16
00CC16			XX16
00CD16			XX16
00CE16	CAN0 message box 6 : Time stamp		XX16
00CF16			XX16
00D016	CAN0 message box 7 : Identifier/DLC		XX16
	CANO message box 7 . Identilien/DEC		XX16
00D116			
00D216			XX16
00D316			XX16
00D416			XX16
00D516			XX16
00D616	CAN0 message box 7 : Data field		XX16
00D716			XX16
00D816			XX16
00D916			XX16
00DA16			XX16
00DB16			XX16
			XX16
00DC16			
00DD16			XX16
00DE16	CAN0 message box 7 : Time stamp		XX16
00DF16			XX16
00E016	CAN0 message box 8: Identifier/DLC		XX16
00E116			XX16
00E216			XX16
00E316			XX16
00E416			XX16
00E516			XX16
00E616	CAN0 message box 8: Data field		XX16
00E716	er in oblige box e. Buta noia		XX16
00E716			XX16
00E916			XX16
00EA16			XX16
00EB16			XX16
00EC16			XX16
00ED16			XX16
00EE16	CAN0 message box 8 : Time stamp		XX16
00EF16			XX16
00F016	CAN0 message box 9 : Identifier/DLC		XX16
00F116			XX16
00F216			XX16
			XX16
00F316			
00F416			XX16
00F516			XX16
00F616	CAN0 message box 9 : Data field		XX16
00F716			XX16
00F816			XX16
00F916			XX16
00FA16			XX16
00FB16			XX16
00FC16			XX16
00FD16			XX16
	CAN0 message box 9 : Time stamp		XX16
00FE16	Univ messaye but a . Time sidilip		
00FF16			XX16

Note 1: The blank areas are reserved and cannot be used by users.



Table 4.5 SFR Information (5)

Table	4.5 SFR Information (5)	1	
Address	Register	Symbol	After reset
010016	CAN0 message box 10: Identifier/DLC		XX16
010116			XX16
010216			XX16
010316			XX16
010416			XX16
010516			XX16
010616	CAN0 message box 10 : Data field		XX16
010716			XX16 XX16
010816			XX16 XX16
0109 ₁₆ 010A ₁₆			XX16
010A16			XX16
010D16			XX16
010D16			XX16
010E16	CAN0 message box 10 : Time stamp		XX16
010E10			XX16
011016	CAN0 message box 11 : Identifier/DLC		XX16
011116			XX16
011216			XX16
011316			XX16
011416			XX16
011516			XX16
011616	CAN0 message box 11 : Data field		XX16
011716			XX16
011816			XX16
011916			XX16
011A16			XX16
011B ₁₆			XX16
011C16			XX16
011D16			XX16
011E16	CAN0 message box 11 : Time stamp		XX16
011F16	CANO magazara hay 12: Identifiar/DLC		XX16 XX16
0120 ₁₆ 0121 ₁₆	CAN0 message box 12: Identifier/DLC		XX16 XX16
012116			XX16
012216			XX16
012316			XX16
012516			XX16
012616	CAN0 message box 12: Data field		XX16
012716			XX16
012816			XX16
012916			XX16
012A16			XX16
012B16			XX16
012C16			XX16
012D16			XX16
012E16	CAN0 message box 12 : Time stamp		XX16
012F ₁₆			XX16
013016	CAN0 message box 13 : Identifier/DLC		XX16
013116			XX16
013216			XX16
013316			XX16
013416			XX16
013516	CANO menenga hav 12 - Data field		XX16
013616	CAN0 message box 13 : Data field		XX16
013716			XX16 XX16
013816			XX16 XX16
0139 ₁₆ 013A ₁₆			XX16 XX16
013A16 013B16			XX16 XX16
013B16 013C16			XX16
013C16 013D16			XX16
013D16	CAN0 message box 13 : Time stamp		XX16
013E16 013F16			XX16
0.01 10	1		

Note 1: The blank areas are reserved and cannot be used by users.



Table 4.6 SFR Information (6)

Address			Symbol	After reset
14016	CAN0 message box 14: Identifier/DLC			XX16
14116				XX16
)14216				XX16
014316				XX16
014416				XX16
014516				XX16
014616	CAN0 message box 14 : Data field			XX16
014716				XX16
014816				XX16
014916				XX16
014A ₁₆				XX16
014B ₁₆				XX16
014C ₁₆				XX16
014D ₁₆				XX16
014E16	CAN0 message box 14 : Time stamp			XX16
014F ₁₆				XX16
015016	CAN0 message box 15 : Identifier/DLC			XX16
015116				XX16
015216				XX16
015316				XX16
015416				XX16
015516				XX16
015616	CAN0 message box 15 : Data field			XX16
015716				XX16
015816				XX16
015916				XX16
015A ₁₆				XX16
015B16				XX16
015C ₁₆				XX16
015D ₁₆				XX16
015E16	CAN0 message box 15 : Time stamp			XX16
015F ₁₆				XX16
016016	CAN0 global mask register		C0GMR	XX16
016116				XX16
016216				XX16
016316				XX16
016416				XX16
016516				XX16
016616	CAN0 local mask A register		C0LMAR	XX16
016716				XX16
016816				XX16
016916				XX16
016A ₁₆				XX16
016B16				XX16
016C16	CAN0 local mask B register		COLMBR	XX16
016D16				XX16
016E16				XX16
016F ₁₆				XX16
017016				XX16
017116				XX16
:				
		(11.7.2)		04000001/
01B316	Flash memory control register 4	(Note 2)	FMR4	0100000X2
01B4 ₁₆				00010000
01B516	Flash memory control register 1	(Note 2)	FMR1	000XXX0X2
01B616				
01B7 ₁₆	Flash memory control register 0	(Note 2)	FMR0	0116
01FD16				
01FE16				
01FF16				1

Note 1: The blank areas are reserved and cannot be used by users. Note 2: This register is included in the flash memory version.



Table 4.7 SFR Information (7)

Address	Ŭ	Symbol	After reset
20016	CAN0 message control register 0	C0MCTL0	0016
20116	CAN0 message control register 1	C0MCTL1	0016
20216	CAN0 message control register 2	COMCTL2	0016
20316	CANO message control register 3	COMCTL3	0016
20416	CANO message control register 4	COMCTL4	0016
20516	CANO message control register 5	COMCTL5	0016
20616	CANO message control register 6	COMCTL6	0016
020716	CANO message control register 7	COMCTL7	0016
020816	CAN0 message control register 8 CAN0 message control register 9	COMCTL8 COMCTL9	0016 0016
020916	CANO message control register 9 CANO message control register 10		0016
020A16		C0MCTL10 C0MCTL11	0016
020B16	CAN0 message control register 11 CAN0 message control register 12	COMCTL11 COMCTL12	0016 0016
020C16	CANO message control register 12	COMCTL12	0018
020D16	CANO message control register 13	COMCTL13	0018
020E16	CANO message control register 15	COMCTL14 COMCTL15	0018
020F16	CANO message control register 15	CONCTENS	X0000012
021016	CANU CONTOL TEGISLEI	CUCILR	XX0X00002
021116		COSTR	0016
021216	CAN0 status register	COSTR	X0000012
0213 ₁₆ 0214 ₁₆	CAN0 slot status register	COSSTR	0016
021416 021516	טרויזט טוטו טומועט ובטוטובו	00001R	0016 0016
021516	CAN0 interrupt control register	COICR	0016
		CUICK	0016 0016
021716	CAN0 extended ID register	COIDR	0016
021816	UNING EXICINED ID IEGISIEI	CUDK	0016 0016
021916	CAN0 configuration register	COCONR	XX16
021A16	Unite configuration register	COCONK	XX16 XX16
021B16	CAN0 receive error count register	CORECR	0016
021C16	CANO receive error count register	CORECR	0016
021D ₁₆ 021E ₁₆	CANO transmit error count register	COTECR	0016
	טרוזט נוווב זנמווף ובטוזנבו	CUISK	0016 0016
021F ₁₆			0010
024216	CAN0 acceptance filter support register	COAFS	XX16
024216		OUAI O	XX16
024018			70(10
:			
025A16	Three-phase protect control register	TPRC	0016
025A16 025B16		TI NO	0010
025B16 025C16	On-chip oscillator control register	ROCR	000001012
025C16 025D16	Pin assignment control register	PACR	000001012
	Peripheral clock select register		
025E16 025F16	CAN0 clock select register	PCLKR CCLKR	000000112 0016
UZJF16			0010
	I ² C0 data-shift register	500	XX16
02E016	I ² C0 data-shift register	S00	XX16
02E016 02E116			
02E016 02E116 02E216	I ² C0 address register	S0D0	0016
D2E016 D2E116 D2E216 D2E316	I ² C0 address register I ² C0 control register 0	S0D0 S1D0	0016 0016
02E016 02E116 02E216 02E316 02E416	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register	S0D0 S1D0 S20	0016 0016 0016
02E016 02E116 02E216 02E316 02E416 02E516	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register	S0D0 S1D0 S20 S2D0	0016 0016 0016 00016 000110102
02E016 02E116 02E216 02E316 02E416 02E516 02E616	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1	S0D0 S1D0 S20 S2D0 S3D0	0016 0016 0016 000110102 001100002
02E016 02E116 02E316 02E316 02E416 02E516 02E616 02E716	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1 I ² C0 control register 2	S0D0 S1D0 S20 S2D0 S3D0 S4D0	0016 0016 0016 000110102 001100002 0016
02E016 02E116 02E316 02E316 02E416 02E516 02E616 02E716	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1	S0D0 S1D0 S20 S2D0 S3D0	0016 0016 0016 000110102 001100002
02E016 02E116 02E316 02E316 02E416 02E516 02E616 02E716	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1 I ² C0 control register 2	S0D0 S1D0 S20 S2D0 S3D0 S4D0	0016 0016 0016 000110102 001100002 0016
02E016 02E116 02E316 02E316 02E416 02E516 02E616 02E716	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1 I ² C0 control register 2	S0D0 S1D0 S20 S2D0 S3D0 S4D0	0016 0016 0016 000110102 001100002 0016
02E016 02E116 02E316 02E316 02E416 02E516 02E516 02E616 02E716 02E816	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1 I ² C0 control register 2	S0D0 S1D0 S20 S2D0 S3D0 S4D0	0016 0016 0016 000110102 001100002 0016
02E016 02E116 02E216 02E316 02E416 02E516 02E616	I ² C0 address register I ² C0 control register 0 I ² C0 clock control register I ² C0 start/stop condition control register I ² C0 control register 1 I ² C0 control register 2	S0D0 S1D0 S20 S2D0 S3D0 S4D0	0016 0016 0016 000110102 001100002 0016

Note 1: The blank areas are reserved and cannot be used by users.



Table 4.8 SFR Information (8)

	8 SFR Information (8)		
Address	Register	Symbol	After reset
030016	Time measurement, Pulse generation register 0	G1TM0,G1PO0	XX16
030116			XX16
030216	Time measurement, Pulse generation register 1	G1TM1,G1PO1	XX16
030316	Time measurement Dules concretion register 2	G1TM2,G1PO2	XX16 XX16
030416	Time measurement, Pulse generation register 2	GTTMZ,GTPOZ	XX16
030516 030616	Time measurement, Pulse generation register 3	G1TM3,G1PO3	XX16
030016	Time measurement, i uise generation register 5	GTTM3,GTT 03	XX16
030816	Time measurement, Pulse generation register 4	G1TM4,G1PO4	XX16
030916		0111114,011 04	XX16
030A16	Time measurement, Pulse generation register 5	G1TM5,G1PO5	XX16
030B16		,	XX16
030C16	Time measurement, Pulse generation register 6	G1TM6,G1PO6	XX16
030D16			XX16
030E16	Time measurement, Pulse generation register 7	G1TM7,G1PO7	XX16
030F16			XX16
031016	Pulse generation control register 0	G1POCR0	0X00XX002
031116	Pulse generation control register 1	G1POCR1	0X00XX002
031216	Pulse generation control register 2	G1POCR2	0X00XX002
031316	Pulse generation control register 3	G1POCR3	0X00XX002
031416	Pulse generation control register 4	G1POCR4	0X00XX002
031516	Pulse generation control register 5	G1POCR5	0X00XX002
031616	Pulse generation control register 6	G1POCR6	0X00XX002 0X00XX002
031716	Pulse generation control register 7	G1POCR7	
031816	Time measurement control register 0	G1TMCR0	0016 0016
031916	Time measurement control register 1	G1TMCR1 G1TMCR2	0016
031A ₁₆ 031B ₁₆	Time measurement control register 2 Time measurement control register 3	G1TMCR2	0016
031D16	Time measurement control register 3	G1TMCR4	0016
031D16	Time measurement control register 5	G1TMCR5	0016
031E16	Time measurement control register 6	G1TMCR6	0016
031F16	Time measurement control register 7	G1TMCR7	0016
032016	Base timer register	G1BT	XX16
032116			XX16
032216	Base timer control register 0	G1BCR0	0016
032316	Base timer control register 1	G1BCR1	0016
032416	Time measurement prescale register 6	G1TPR6	0016
032516	Time measurement prescale register 7	G1TPR7	0016
032616	Function enable register	G1FE	0016
032716	Function select register	G1FS	0016
032816	Base timer reset register	G1BTRR	XX16
032916			XX16
032A ₁₆	Count source division register	G1DV	0016
032B16			
032C16			
032D16			
032E16			
032F16	laters at regulat register	0110	VV.c
033016	Interrupt request register	G1IR	XX16
033116	Interrupt enable register 0 Interrupt enable register 1	G1IE0 G1IE1	0016
			0016
033216			
033316			
033316 033416			
033316 033416 033516			
033316 033416 033516 033616			
033316 033416 033516 033616 033716			
033316 033416 033516 033616 033716 033816			
033316 033416 033516 033616 033716 033816 033916			
033316 033416 033516 033616 033716 033816 033916 033A16			
033316 033416 033516 033616 033716 033816 033916			
033316 033416 033516 033616 033716 033816 033916 033A16 033B16			
033316 033416 033516 033616 033716 033816 033916 033A16 033B16 033C16	NMI digital debounce register	NDDR	FF16

Note 1: The blank areas are reserved and cannot be used by users.

Table 4.9 SFR Information (9)

	4.9 SFR Information (9)	Current el	After reach
Address 0340 ₁₆	Register	Symbol	After reset
034016			
034216	Timer A1-1 register	TA11	XX16
034316			XX16
034416	Timer A2-1 register	TA21	XX16
034516			XX16
034616	Timer A4-1 register	TA41	XX16
034716			XX16
034816	Three phase PWM control register 0	INVC0	0016
034916	Three phase PWM control register 1	INVC1	0016
034A ₁₆	Three phase output buffer register 0	IDB0	0016
034B16	Three phase output buffer register 1	IDB1	0016
034C16	Dead time timer	DTT	XX16
034D16	Timer B2 Interrupt occurrence frequency set counter	ICTB2	XX16
034E16	Position - data - retain function control register	PDRF	XXXX00002
034F16 035016			
035016			
035216			
035316			
035416			
035516			
035616			
035716			
035816	Port function control register	PFCR	001111112
035916			
035A16			
035B16			
035C16			
035D16	Interrupt cause select register 2 ⁽²⁾		00////000-
035E16 035F16	Interrupt cause select register 2(*)	IFSR2A IFSR	00XXX0002 0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116		001111	70(10
036216	SI/O3 control register	S3C	01000002
036316	SI/O3 bit rate register	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516			
036616	SI/O4 control register	S4C	01000002
036716	SI/O4 bit rate register	S4BRG	XX16
036816			
036916			
036A16			
036B16			
036C16 036D16			
036D16			
036F16			
037016			
037116			
037216			
037316			
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X0000002
037716	UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate register	U2BRG U2TB	XX16 XX16
037A16	UART2 transmit buffer register	UZIB	XX16 XX16
037B ₁₆ 037C ₁₆	UART2 transmit/receive control register 0	U2C0	000010002
037C16	UART2 transmit/receive control register 0	U2C1	000010002
037D16	UART2 receive buffer register	U2RB	XX16
037F16			XX16

Note 1: The blank areas are reserved and cannot be used by users. Note 2: Write 0 to the bit 0 after reset.

Table 4.10 SFR Information (10)

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXX2
38216	One-shot start flag	ONSF	0016
38316	Trigger select register	TRGSR	0016
38416	Up-dowm flag	UDF	0016
38516		001	0010
38616	Timer A0 register	TA0	XX16
38716		170	XX16
38816	Timer A1 register	TA1	XX16
389 ₁₆			XX16 XX16
38A16	Timer A2 register	TA2	XX16
38B16		172	XX16
38C16	Timer A3 register	ТАЗ	XX16 XX16
38D16		TAS	XX16
	Timer A4 register	TA4	XX16
38E16	Timer A4 register	174	XX16
38F16	Timer D0 register	ТВО	
39016	Timer B0 register	IBU	XX16
39116	Timer D1 register		XX16
39216	Timer B1 register	TB1	XX16
39316	The ap D0 as sister		XX16
39416	Timer B2 register	TB2	XX16
39516			XX16
039616	Timer A0 mode register	TAOMR	0016
39716	Timer A1 mode register	TA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
39916	Timer A3 mode register	TA3MR	0016
39A16	Timer A4 mode register	TA4MR	0016
39B16	Timer B0 mode register	TB0MR	00XX00002
39C16	Timer B1 mode register	TB1MR	00XX00002
39D16	Timer B2 mode register	TB2MR	00XX00002
039E16	Timer B2 special mode register	TB2SC	X0000002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
3A1 16	UART0 bit rate register	U0BRG	XX16
3A216	UART0 transmit buffer register	U0TB	XX16
3A316			XX16
3A4 16	UART0 transmit/receive control register 0	U0C0	000010002
)3A516	UART0 transmit/receive control register 1	U0C1	00000102
3A616	UART0 receive buffer register	U0RB	XX16
3A7 16			XX16
)3A816	UART1 transmit/receive mode register	U1MR	0016
3A916	UART1 bit rate register	U1BRG	XX16
3AA16	UART1 transmit buffer register	U1TB	XX16
3AB16		0115	XX16
3AC16	UART1 transmit/receive control register 0	U1C0	000010002
3AD16	UART1 transmit/receive control register 1	U1C1	000000102
3AE16	UART1 receive buffer register	U1RB	XX16
3AE16			XX16
3AF16 3B016	UART transmit/receive control register 2	UCON	X0000002
			70000002
3B116			
3B216			
3B316	CPC speep address register	000040	XX10
3B416	CRC snoop address register	CRCSAR	XX16 00XXXXX2
3B516	CPC mode register	00040	
3B616	CRC mode register	CRCMR	0XXXXXX02
3B716			00
)3B816	DMA0 request cause select register	DM0SL	0016
3B916			
3BA16	DMA1 request cause select register	DM1SL	0016
3BB16			
3BC16	CRC data register	CRCD	XX16
3BD16			XX16
3BE16	CRC input register	CRCIN	XX16

Note 1: The blank areas are reserved and cannot be used by users.

X : Undefined

RENESAS

Table 4.11 SFR Information (11)

Table	4.11 SFR information (11)		
Address		Symbol	After reset
03C016	A/D register 0	AD0	XX16
03C116			XX16
03C216	A/D register 1	AD1	XX16
03C316			XX16
03C416	A/D register 2	AD2	XX16
		ADZ	XX16 XX16
03C516		100	
03C616	A/D register 3	AD3	XX16
03C716			XX16
03C816	A/D register 4	AD4	XX16
03C916			XX16
03CA16	A/D register 5	AD5	XX16
03CB16	с С		XX16
03CC16	A/D register 6	AD6	XX16
03CD16			XX16
	A/D register 7	AD7	XX16
03CE16	A/D register /	ADT	
03CF16			XX16
03D016			
03D116			
03D216	A/D trigger control register	ADTRGCON	XXXX00002
03D316	A/D status register 0	ADSTAT0	00000X002
03D416	A/D control register 2	ADCON2	0016
03D516		, 1000112	
	A/D control register 0		00000
03D616	A/D control register 0	ADCON0	00000XXX2
03D716	A/D control register 1	ADCON1	0016
03D816			
03D916			
03DA16			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
03E016	Port P0 register	P0	XX16
03E116	Port P1 register	P1	XX16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	XX16
	Port P3 register	P3	XX16
03E516			
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816			
03E916			
03EA16			
03EB16			
03EC16	Port P6 register	P6	XX16
03ED16	Port P7 register	P7	XX16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	XX16
03F116	Port P9 register	P9	XX16
03F216	Port P8 direction register	PD8	0016
03F316	Port P9 direction register	PD9	000X00002
03F416	Port P10 register	P10	XX16
			, 510
03F516			0016
	Dort D10 direction register		1 11 11 6
03F616	Port P10 direction register	PD10	0018
03F7 ₁₆	Port P10 direction register	PD10	0018
	Port P10 direction register	PD10	
03F7 ₁₆	Port P10 direction register	PD10	
03F7 ₁₆ 03F8 ₁₆ 03F9 ₁₆	Port P10 direction register	PD10	
03F7 ₁₆ 03F8 ₁₆ 03F9 ₁₆ 03FA ₁₆	Port P10 direction register	PD10	
03F7 ₁₆ 03F8 ₁₆ 03F9 ₁₆ 03FA ₁₆ 03FB ₁₆			
03F716 03F816 03F916 03FA16 03FB16 03FC16	Pull-up control register 0	PUR0	0016
03F716 03F816 03F916 03FA16 03FB16 03FC16 03FD16	Pull-up control register 0 Pull-up control register 1	PUR0 PUR1	0016 0016
03F716 03F816 03F916 03FA16 03FB16 03FC16	Pull-up control register 0	PUR0	0016

Note 1: The blank areas are reserved and cannot be used by users.



5. Resets

Hardware reset 1, brown-out detection reset (hardware reset 2), software reset, watchdog timer reset, and oscillation stop detection reset are implemented to reset the MCU.

5.1 Hardware Reset

Hardware reset 1 and brown-out detection reset are available as the hardware reset.

5.1.1 Hardware Reset 1

Pins, CPU, and SFRs are reset by using the RESET pin. When a low-level ("L") signal is applied to the RESET pin while the supply voltage meets the recommended operating condition, pins, CPU, and SFRs are reset (see **Table 5.1** Pin Status When RESET Pin Level is "L"). The oscillation circuit is also reset and the on-chip oscillator starts oscillating as the CPU clock. CPU and SFRs re reset when the signal applied to the RESET pin changes from "L" to high ("H"). The MCU executes a program beginning with the address indicated by the reset vector. The internal RAM is not reset. When an "L" signal is applied to the RESET pin while writing data to the internal RAM, the content of internal RAM is undefined.

Figure 5.1 shows an example of the reset circuit. **Figure 5.2** shows a reset sequence. **Table 5.1** shows status of the other pins while the **RESET** pin is held "L". **Figure 5.3** shows CPU register states after reset. Refer to **4. Special Function Register (SFR)** about SFR states after reset.

- 1. Reset on a stable supply voltage
- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin
- (2) Wait *td(ROC)* or more
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin

2. Power-on reset

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin
- (2) Increase the supply voltage until it meets the the recommended performance condition
- (3) Wait for *td(P-R)* or more to allow the internal power supply to stabilize
- (4) Wait *td(ROC)* or more
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin

5.1.2 Brown-Out Detection Reset (Hardware Reset 2)

Note

Brown-out detection reset in the M16C/29 Group, T-ver. and V-ver. cannot be used.

Pins, CPU, and SFR are reset by using the on-chip voltage detection circuit, which monitors the voltage applied to Vcc pin.

When the VC26 bit in the VCR2 register is set to 1 (reset level detection circuit enabled), pins, CPU, and SFR are reset as soon as the voltage applied to the VCC pin drops to Vdet3 or below.

Then, pins, CPU, and SFR are reset as soon as the voltage applied to the VCC pin reaches Vdet3r or above. The MCU executes the program in an address determined by the reset vector.

The MCU executes the program after detecting Vdet3r and waiting td(S-R) ms. The same pins and registers are reset by the hardware reset 1 and brown-out detection reset, and are also placed in the same reset state.

The MCU cannot exit stop mode by brown-out detection reset.




Figure 5.1 Example Reset Circuit

5.2 Software Reset

The MCU resets its pins, CPU, and SFRs when the PM03 bit in the PM0 register is set to 1 (reset) and the MCU executes a program in an address indicated by the reset vector. Then the on-chip oscillator is selected as the CPU clock.

The software reset does not reset some portions of the SFRs. Refer to **4. Special Function Registers (SFRs)** for details.

5.3 Watchdog Timer Reset

The MCU resets its pins, CPU, and SFRs when the PM12 bit in the PM1 register is set to 1 (watchdog timer reset) and the watchdog timer underflows. The MCU executes a program in an address indicated by the reset vector. Then the on-chip oscillator is selected as the CPU clock.

The watchdog timer reset does not reset some portions of the SFRs. Refer to **4. Special Function Registers (SFRs)** for details.

5.4 Oscillation Stop Detection Reset

The MCU resets its pins, CPU, and SFRs and stops if the main clock stop is detected when the CM20 bit in the CM2 register is set to 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit in the CM2 register is 0 (reset at oscillation stop detection). Refer to the section **7.8 oscillation stop**, **re-oscillation detection function** for details.

The oscillation stop detection reset does not reset some portions of the SFRs. Refer to **4. Special Func-tion Registers (SFRs)**.






Figure 5.2 Reset Sequence

Table 5.1 Pin Status When RESET Pin Level is "L"

Pin name	Status
P0 to P3, P6 to P10	Input port (high impedance)




Figure 5.3 CPU Register Status After Reset

RENESAS

5.5 Voltage Detection Circuit

Note ¹

Vcc = 5 V is assumed in 5.5 Voltage Detection Circuit.

Voltage detection circuit in the M16C/29 Group, T-ver. and V-ver. cannot be used.

The voltage detection circuit has the reset level detection circuit and the low voltage detection circuit. The reset level detection circuit monitors the voltage applied to the Vcc pin. The MCU is reset if the reset level detection circuit detects Vcc is Vdet3 or below. Use bits VC27 and VC26 in the VCR2 register to determine whether the individual circuit is enabled.

Use the reset level detection circuit for brown-out detection reset.

The low voltage detection circuit also monitors the voltage applied to the Vcc pin. The low voltage detection circuit use the VC13 bit in the VCR1 register to detect Vcc is above or below Vdet4. The low voltage detection interrupt can be used in the voltage detection circuit.




Figure 5.4 Voltage Detection Circuit Block



0000	b3 b2 b1 b0	Symbol VCR1		er Reset ⁽²⁾ 0010002	
		Bit Symbol	Bit Name	Function	RV
		(b2-b0)	Reserved bit	Set to 0	RV
		VC13	Low voltage monitor flag (1)	0:VCC < Vdet4 1:VCC ≥ Vdet4	RC
		(b7-b4)	Reserved bit	Set to 0	RV
	0000	Symbo VCR2	001A16 00	er Reset ⁽⁵⁾ 16	
		Bit Symbol	Bit Name	Function	RV
1 1 1		(b5-b0)	Reserved bit	Set to 0	RV
				A. Discription and the set of the set of the set	
		VC26	Reset level monitor bit (2, 3, 6)	 0: Disable reset level detection circuit 1: Enable reset level detection circuit 	RV
		VC26 VC27		circuit 1: Enable reset level detection	RV RV

Figure 5.5 VCR1 Register and VCR2 Register




Figure 5.6 D4INT Register




Figure 5.7 Typical Operation of Brown-Out Detection Reset (Hardware Reset 2)

5.5.1 Low Voltage Detection Interrupt

If the D40 bit in the D4INT register is set to 1 (low voltge detection interrupt enabled), a low voltage detection interrupt request is generated when voltage applied to the Vcc pin is above or below Vdet4. The low voltage detection interrupt shares the same interrupt vector with watchdog timer interrupt and oscillation stop, re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to 1 (enabled) to use the low voltage detection interrupt to exit stop mode, set the D41 bit in the D4INT register to 1 (enable).

The D42 bit in the D4INT register is set to 1 (above or below Vdet4 detected) as soon as voltage applied to the VCC pin goes above or below Vdet4 due to the voltage change. When the D42 bit setting changes 0 to 1, a low voltage detection interrupt is generated. Set the D42 bit to 0 (not detected) by program. However, when the D41 bit is set to 1 and the MCU is in stop mode, a low voltage detection interrupt request is generated, regardless of the D42 bit setting, if voltage applies to the VCC pin is detected to rise above or drop below Vdet4. The MCU then exits stop mode.

Table 5.2 shows how a low voltage detection interrupt request is generated.

Bits DF1 and DF0 in the D4INT register determine sampling period that detects voltage applied to the Vcc pin rises above or drops below Vdet4. **Table 5.3** shows sampling periods.

	-	-	-			
Operation Mode	VC27 bit	D40 bit	D41 bit	D42 bit	CM02 bit	VC13 bit
Normal operation mode(1)			_	0 to 1	_	0 to 1 (3) 1 to 0 (3)
Wait mode (2)	1	1	_	0 to 1	0	0 to 1 (3) 1 to 0 (3)
					1	0 to 1
Stop mode (2)			1	_	0	0 to 1
		•		•	•	– : 0 or 1

Table 5.2 Voltage Detection Interrupt Request Generation Conditions

NOTES:

1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to **7. Clock generating circuit**)

2. Refer to 5.5.2 Limitations on stop mode and 5.5.3 Limitations on wait mode.

3. An interrupt request for voltage reduction is generated a sampling time after the value of the VC13 bit has changed. Refer to the **Figure 5.9** for details.

Table 5.3	Sampling	Clock Periods
-----------	----------	----------------------

CPU		Sampling clo	ock (µs)	
clock (MHz)	DF1 to DF0=00 (CPU clock divided by 8)	DF1 to DF0=01 (CPU clock divided by 16)	DF1 to DF0=10 (CPU clock divided by 32)	DF1 to DF0=11 (CPU clock divided by 64)
16	3.0	6.0	12.0	24.0




Figure 5.8 Low Voltage Detection Interrupt Generation Block




Figure 5.9 Low voltage Detection Interrupt Generation Circuit Operation Example



5.5.2. Limitations on Stop Mode

When all the conditions below are met, the low voltage detection interrupt is generated and the MCU exits stop mode as soon as the CM10 bit in the CM1 register is set to 1 (all clocks stopped).

- the VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit stop mode)
- the voltage applied to the VCC pin is higher than Vdet4 (the VC13 bit in the VCR1 register is 1)

Set the CM10 bit to 1 when the VC13 bit is set to set to 0 (Vcc < Vdet4), if the MCU is configured to enter stop mode when voltage applied to the Vcc pin drops Vdet4 or below and to exit stop mode when the voltage applied rises to Vdet4 or above.

5.5.3. Limitations on WAIT Instruction

When all the conditions below are met, the low voltage detection interrupt is generated and the MCU exits wait mode as soon as WAIT instruction is executed.

- the CM02 bit in the CM0 register is set to 1 (stop peripheral function clock)
- the VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- the D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- the D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit wait mode)
- the voltage applied to the Vcc pin is higher than Vdet4 (the VC13 bit in the VCR1 register is 1)

Execute the WAIT instruction when the VC13 bit is set to set to 0 (Vcc < Vdet4), if the MCU is configured to enter wait mode when voltage applied to the Vcc pin drops Vdet4 or below and to exit wait mode when the voltage applied rises to Vdet4 or above.

6. Processor Mode

The MCU supports single-chip mode only. Figures 6.1 and 6.2 show the associated registers.




Figure 6.1 PM0 Register and PM1 Register

	╌╌	Symbol PM2	Address 001E ₁₆	After Reset XXX000002	
	ÌÌſ	Bit Symbol	Bit Name	Function	RW
		PM20	Specifying wait when accessing SFR ⁽²⁾	0: 2 waits 1: 1 wait	RW
	·	PM21	System clock protective $bit^{(3,4)}$	0: Clock is protected by PRCR register 1: Clock modification disabled	RW
		PM22	WDT count source protective bit ^(3,5)	0: CPU clock is used for the watchdog timer count source 1: On-chip oscillator clock is used for the watchdog timer count source	RW
		(b3)	Reserved bit	Set to 0	RW
		PM24	P85/NMI configuration bit(6,7)	0: P85 function (NMI disabled) 1: NMI function	RW
		(b7-b5)	Nothing is assigned. When write, set to 0. When read, thecontent is undefined		_
bit when the PLC 3. Once this bit is s 4. Writting to the fo CM02 bit in CM05 bit in CM07 bit in CM10 bit in CM10 bit in CM20 bit in All bits in the Do not execute	C07 bit set to 1 ollowing the CN the CN	is set to 0 (F , it cannot be g bits has no 40 register 40 register (f 40 register (C 41 register (C 42 register (C 50 register (PL 51 instruction v 51 results in t 51 results in t	PLL off). Set the PM20 bit to 0 e cleared to 0 by program. effect when the PM21 bit is se main clock is not halted) CPU clock source does not cha stop mode is not entered) CPU clock source does not cha oscillation stop, re-oscillation de L frequency synthesizer settin when the PM21 bit is set to 1. the following conditions:	ange) ange) etection function settings do not cha ig do not change) the CM2 register is set to "0" (main clo	nge)

Figure 6.2 PM2 Register

The internal bus consists of CPU bus, memory bus, and peripheral bus. Bus Interface Unit (BIU) is used to interfere with CPU, ROM/RAM, and perpheral functions by controling CPU bus, memory bus, and peripheral bus. **Figure 6.3** shows the block diagram of the internal bus.




Figure 6.3 Bus Block Diagram

The number of bus cycle varies by the internal bus. Table 6.1 lists the accessible area and bus cycle.

Table 6.1 Ac	cessible Area	and Bus	Cycle
--------------	---------------	---------	-------

	Accessible Area	Bus Cycle
SFR	PM20 bit = 0 (2 waits)	3 CPU clock cycles
	PM20 bit = 1 (1 wait)	2 CPU clock cycles
ROM/RAM	PM17 bit = 0 (no wait)	1 CPU clock cycle
	PM17 bit = 1 (1 wait)	2 CPU clock cycles



7. Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Variable on-chip oscillators
- (4) PLL frequency synthesizer

 Table 7.1 lists the specifications of the clock generation circuit. Figure 7.1 shows the clock generation circuit. Figures 7.2 to 7.7 show clock-associated registers.

ltem	Item Main Clock Oscillation Circuti		Variable On-chip Oscillator	PLL Frequency Synthesizer	
Use of clock	Use of clock - CPU clock source - Peripheral function clock source		 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	 CPU clock source Peripheral function clock source 	
Clock frequency	0 to 20 MHz	32.768 kHz	Selectable source frequency: f1(ROC), f2(ROC), f3(ROC) Selectable divider: by 2, by 4, by 8	10 to 20 MHz	
Usable oscillator	 Ceramic oscillator Crystal oscillator 	- Crystal oscillator			
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT			
Oscillation stop, restart function	Available	Available	Available	Available	
Oscillator status after reset	Oscillating	Stopped	Oscillating (CPU clock source)	Stopped	
Other	Externally derived clo	ock can be input			

Table 7.1 Clock Generation Circuit Specifications






Figure 7.1 Clock Generation Circuit



b6 b5 b4 b3 b2 b1 b0	Symbol CM0	Address 000616	After Reset 010010002	
	Bit Symbol	Bit Name	Function	RW
	CM00	Clock output function	See Table 7.3	RW
	CM01	select bit		RV
	CM02	Wait Mode peripheral function clock stop bit ⁽¹⁰⁾	0: Do not stop peripheral function clock in wait mode 1: Stop peripheral function clock in wait mode ⁽⁸⁾	RW
	CM03	XCIN-XCOUT drive capacity select bit ⁽²⁾	0: LOW 1: HIGH	RW
	CM04	Port Xc select bit (2)	0: I/O port P8 6, P87 1: XCIN-XCOUT generation function ⁽⁹⁾	RW
· · · · · · · · · · · · · · · · · · ·	CM05	Main clock stop bit (3, 10, 12, 13)	0: On ⁽⁴⁾ 1: Off ⁽⁵⁾	RW
	CM06	Main clock division select bit 0 ^(7, 13, 14)	0: CM16 and CM17 valid 1: Division by 8 mode	RW
	CM07	System clock select bit (6, 10, 11, 12)	0: Main clock, PLL clock, or on-chip oscillator clock 1: Sub-clock	RW

1. Write to this register after setting the PRC0 bit in the PRCR register to 1 (write enable).

2. The CM03 bit is set to 1 (high) when the CM04 bit is set to 0 (I/O port) or the MCU goes to a stop mode.

3. This bit is provided to stop the main clock when the low power dissipation mode or on-chip oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:

(1) Set the CM07 bit to 1 (Sub-clock select) or the CM21 bit in the CM2 register to 1 (on-chip oscillator select) with the subclock stably oscillating.

(2) Set the CM20 bit in the CM2 register to 0 (Oscillation stop, re-oscillation detection function disabled).

(3) Set the CM05 bit to 1 (Stop).

4. During external clock input, set the CM05 bit to 0 (On).

5. When CM05 bit is set to 1, the XOUT pin goes "H". Futhermore, because the internal feedback resistor remains connectes, the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.

 After setting the CM04 bit to 1 (XCIN-XCOUT oscillator function), wait until the sub-clock oscillates stably before switching the CM07 bit from 0 to 1 (sub-clock).

7. When entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power mode, the CM06 bit is set to 1 (divided-by-8 mode).

8. The fc32 clock does not stop. During low speed or low power dissipation mode, do not set this bit to 1(peripheral clock turned off in wait mode).

9. To use a sub-clock, set this bit to 1. Also, make sure ports P86 and P87 are directed for input, with no pull-ups.

10. When the PM21 bit in the PM2 register is set to 1 (clock modification disable), writing to bits CM02, CM05, and CM07 has no effect.

11. If the PM21 bit needs to be set to 1, set the CM07 bit to 0 (main clock) before setting it.

12. To use the main clock a the clock source for the CPU clock, follow the procedure below.

(1) Set the CM05 bit to 0 (oscillate).

(2) Wait the main clock oscillation stabilized.

(3) Set all bits CM11, CM21, and CM07 to 0.

13. When the CM21 bit is set to 0 (on-chip oscillaor turned off) and the CM05 bit is set to 1 (main clock turned off), the CM06 bit

- is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capability High).
- 14. To return from on-chip oscillator mode to high-speed or middle-speed mode set both bits CM06 and CM15 to 1.

Figure 7.2 CM0 Register






Figure 7.3 CM1 Register




Figure 7.4 ROCR Register



Oscillation Stop Detect	ction Regist	ter ⁽¹⁾		
b7 b6 b5 b4 b3 b2 b1 b0	Symbo CM2	Address 000C16	After Reset 0X0000102 ⁽¹¹⁾	
	Bit Symbol	Bit Name	Function	RW
	CM20	Oscillation stop, re- oscillation detection bit (7, 9, 10, 11)	 Oscillation stop, re-oscillation detection function disabled Oscillation stop, re-oscillation detection function enabled 	RW
	CM21	System clock select bit 2 (2, 3, 6, 8, 11, 12)	0: Main clock or PLL clock 1: On-chip oscillator clock (On-chip oscillator oscillating)	RW
· · · · · · · · · · · · · · · · · · ·	CM22	Oscillation stop, re- oscillation detection flag (4)	0: Main clock stop,or re-oscillation not detected 1: Main clock stop,or re-oscillation detected	RW
	CM23	XIN monitor flag	0: Main clock oscillating 1: Main clock not oscillating	RO
· · · · · · · · · · · · · · · · · · ·	(b5-b4)	Reserved bit	Set to 0	RW
	(b6)	Nothing is assigned. Whe content is undefined	n write, set to 0. When read, its	-
	CM27	Operation select bit (when an oscillation stop, re-oscillation is detected) (11)	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW

NOTES:

1. Write to this register after setting the PRC0 bit in the PRCR register to 1 (write enable).

- 2. When the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set to 1 (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is automatically set to 1 (on-chip oscillator clock) if the main clock stop is detected.
- 3. If the CM20 bit is set to 1 and the CM23 bit is set to 1 (main clock not oscillating), do not set the CM21 bit to 0.
- 4. This flag is set to 1 when the main clock is detected to have stopped or when the main clock is detected to have restarted oscillating. When this flag changes state from 0 to 1, an oscillation stop, reoscillation restart detection interrupt is generated. Use this flag in an interrupt routine to discriminate the causes of interrupts between the oscillation stop, reoscillation detection interrupts and the watchdog timer interrupt. The flag is cleared to 0 by writing 0 by program. (Writing 1 has no effect. Nor is it cleared to 0 by an oscillation stop or an oscillation restart detection interrupt request acknowledged.) If when the CM22 bit is set to 1 an oscillation stoppage or an oscillation restart is detected, no oscillation stop, reoscillation restart detection interrupts are generated.
- 5. Read the CM23 bit in an oscillation stop, re-oscillation detection interrupt handling routine to determine the main clock status.
- 6. Effective when the CM07 bit in the CM0 register is set to 0.
- 7. When the PM21 bit in the PM2 register is 1 (clock modification disabled), writing to the CM20 bit has no effect.
- 8. When the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set 1 (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is 1 (the CPU clock source is PLL clock), the CM21 bit remains unchanged even when main clock stop is detected. If the CM22 bit is set to 0 under these conditions, oscillation stop, re-oscillation detection interrupt occur at main clock stop detection; it is, therefore, necessary to set the CM21 bit to 1 (on-chip oscillator clock) inside the interrupt routine.
- 9. Set the CM20 bit to 0 (disable) before entering stop mode. After exiting stop mode, set the CM20 bit back to 1 (enable).
- 10. Set the CM20 bit to 0 (disable) before setting the CM05 bit in the CM0 register.
- 11. Bits CM20, CM21 and CM27 do not change at oscillation stop detection reset.
- 12. When the CM21 bit is set to 0 (on-chip oscillator turned off) and the CM05 bit is set to 1 (main clock turned off), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capability High).

Figure 7.5 CM2 Register

b7	b6	b5	b4	b3	b2	b	l b	0	Symbol	Address	After Reset	
0	0		0	0	0				PCLKR	025E16	000000112	
								ſ	Bit Symbol	Bit Name	Function	RW
							i i		PCLK0	Timers A, B clock select bit (Clock source for the timers A, B, the timer S, the dead timer, SI/O3, SI/O4 and multi-master I ² C bus)	0: f2 1: f1	RW
									PCLK1	SI/O clock select bit (Clock source for UART0 to UART2)	0: f2SIO 1: f1SIO	RW
			ί.	.).	l			[(b4-b2)	Reserved bit	Set to 0	RW
									PCLK5	Clock output function expansion select bit	Refer to Table 7.3	RW
٤	<u>.</u>								(b7-b6)	Reserved bit	Set to 0	RW

NOTE:

1. Write to this register after setting the PRC0 bit in PRCR register to 1 (write enable).

Processeor Mode Register 2⁽¹⁾

Symbol PM2	Address 001E16	After Reset XXX000002	
Bit Symbol	Bit Name	Function	RW
PM20	Specifying wait when accessing SFR ⁽²⁾	0: 2 waits 1: 1 wait	RW
 PM21	System clock protective $bit^{(3,4)}$	0: Clock is protected by PRCR register 1: Clock modification disabled	RW
 PM22	WDT count source protective $bit^{(3,5)}$	0: CPU clock is used for the watchdog timer count source 1: On-chip oscillator clock is used for the watchdog timer count source	RW
(b3)	Reserved bit	Set to 0	RW
 PM24	P85/NMI configuration bit(6,7)	0: P85 function (NMI disabled) 1: NMI function	RW
(b7-b5)	Nothing is assigned. When writ When read, thecontent is under		

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enable).

2. The PM20 bit becomes effective when PLC07 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). Set the PM20 bit to 0 (2 waits) when PLL clock > 16MHz.

3. Once this bit is set to 1, it cannot be cleared to 0 by program.

4. Writting to the following bits has no effect when the PM21 bit is set to 1:

CM02 bit in the CM0 register

CM05 bit in the CM0 register (main clock is not halted)

CM07 bit in the CM0 register (CPU clock source does not change)

- CM10 bit in the CM1 register (stop mode is not entered) CM11 bit in the CM1 register (CPU clock source does not change)
- CM20 bit in the CM2 register (oscillation stop, re-oscillation detection function settings do not change)

All bits in the PLC0 register (PLL frequency synthesizer setting do not change)


Do not execute WAIT instruction when the PM21 bit is set to 1.


5. Setting the PM22 bit to 1 results in the following conditions:

- The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or
- PLL clock) (system clock of count source selected by the CM21 bit is valid)
- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer
- count source.
- 6. For NMI function, the PM24 bit must be set to 1(NMI function). Once this bit is set to 1, it cannot be set to 0 by program.
- 7. SD input is valid regardless of the PM24 setting.

Figure 7.6 PCLKR Register and PM2 Register







The following describes the clocks generated by the clock generation circuit.

7.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an exter nally generated clock to the XIN pin. **Figure 7.8** shows the examples of main clock connection circuit.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".

If the main clock is not used, it is recommended to connect the XIN pin to VCC to reduce power consumption during reset.




Figure 7.8 Examples of Main Clock Connection Circuit



7.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. **Figure 7.9** shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to 1 (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 7.9 Examples of Sub Clock Connection Circuit

7.3 On-chip Oscillator Clock

This clock is supplied by a variable on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is 1 (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (Refer to 10. Watchdog Timer • Count source protective mode").

After reset, the on-chip oscillator clock divided by 16 is used for the CPU clock. It can also be turned on by setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock), and is used as the clock source for the CPU and peripheral function clocks. If the main clock stops oscillating when the CM20 bit in the CM2 register is 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is 1 (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the MCU.

7.4 PLL Clock

The PLL clock is generated from the main clock by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to 1 (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to 1.

Before entering wait mode or stop mode, be sure to set the CM11 bit to 0 (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to 0 (PLL stops). **Figure 7.10** shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

PLL clock frequency=f(XIN) X (multiplying factor set by bits PLC02 to PLC00 in the PLC0 register

(However, 10 MHz \leq PLL clock frequency \leq 20 MHz)

Bits PLC02 to PLC00 can be set only once after reset. **Table 7.2** shows the example for setting PLL clock frequencies.

Xin (MHz)	PLC02	PLC01	PLC00	Multiplying factor	PLL clock (MHz) ⁽¹⁾
10	0	0	1	2	00
5	0	1	0	4	20

Table 7.2	Example for	Setting PLL	Clock Frequencies
-----------	-------------	-------------	--------------------------

NOTE:

1. 10MHz \leq PLL clock frequency \leq 20MHz.




Figure 7.10 Procedure to Use PLL Clock as CPU Clock Source



7.5 CPU Clock and Peripheral Function Clock

The CPU clock is used to operate the CPU and peripheral function clocks are used to operate the peripheral functions.

7.5.1 CPU Clock

This is the operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and bits CM17 to CM16 in CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to 0 and bits CM17 and CM16 to 002 (undivided).

After reset, the on-chip oscillator clock divided by 16 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to 1 (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

7.5.2 Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32, fCAN0)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, PLL clock, or on-chip oscillator clock divided by i. The clock fi is used for Timer A, Timer B, SI/O3 and SI/O4 while fiSIO is used for UART0 to UART2. Additionally, the f1 and f2 clocks are also used for dead time timer, Timer S, multi-master I^2C bus. The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

The fCAN0 clock is derived from the main clock, PLL clock or on-chip oscillator clock devided by 1 (undivided), 2, 4, 8, or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock turned off during wait mode), or when the MCU is in low power dissipation mode, the fi, fisio, fAD, and fCAN0 clocks are turned off. (Note 1)

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can only be used when the sub clock is on.

Note 1: fCAN0 clock stops at "H" in CAN0 sleep mode.

7.5.3 ClockOutput Function

The f1, f8, f32 or fC clock can be output from the CLKOUT pin. Use the PCLK5 bit in the PCLKR register and bits CM01 to CM00 in the CM0 register to select. **Table 7.3** shows the function of the CLKOUT pin.

PCLK5	CM01	CM00	The function of the CLKOUT pin							
0	0	0	I/O port P90							
0	0	1	fC							
0	1	0	f8							
0	1	1	f32							
1	0	0	f1							
1	0	1	Do not set							
1	1	0	Do not set							
1	1	1	Do not set							

Table 7.3 The function of the CLKout pin

page 58 of 458



7.6 Power Control

There are three power control modes. In this chapter, all modes other than wait and stop modes are referred to as normal operation mode.

7.6.1 Normal Operation Mode

Normal operation mode is further classified into seven modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source must be in stable oscillation. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low power dissipation mode to on-chip oscillator mode or on-chip oscillator low power dissipation mode. Nor can operation modes be changed directly from on-chip oscillator mode or on-chip oscillator low power dissipation mode to low power dissipation mode.

When the CPU clock source is changed from the on-chip oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to 1) in the on-chip oscillator mode.

7.6.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fc32 can be used as the count source for timers A and B.

7.6.1.2 PLL Operation Mode

The main clock multiplied by 2 or 4 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

7.6.1.3 Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

7.6.1.4 Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to 0 (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to 1 (on-chip oscillator oscillating).

The fC32 clock can be used as the count source for timers A and B.

7.6.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B. Peripheral function clock can use only fc32.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes 1 (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.

7.6.1.6 On-chip Oscillator Mode

The selected on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. The on-chip oscillator frequency can be selected by bits ROCR3 to ROCR0 in the ROCR register. When the operation mode is returned to the high and medium speed modes, set the CM06 bit to 1 (divided by 8 mode).

7.6.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in the on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fc32 can be used as the count source for timers A and B.

		CM2 Register	CN	/11 Register		CM0 Re	egister	
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04
PLL operat	ion mode	0	1	002	0	0	0	
High-speed	l mode	0	0	002	0	0	0	
Medium-	divided by 2	0	0	012	0	0	0	
speed	divided by 4	0	0	102	0	0	0	
mode	divided by 8	0	0		0	1	0	
	divided by 16	0	0	112	0	0	0	
Low-speed	mode				1		0	1
Low power	dissipation mode				1	1 ⁽¹⁾	1(1)	1
	divided by 1	1		002	0	0	0	
On-chip	divided by 2	1		012	0	0	0	
oscillator mode(3)	divided by 4	1		102	0	0	0	
11006(3)	divided by 8	1			0	1	0	
	divided by 16	1		112	0	0	0	
On-chip oscillator low power dissipation mode		1		(2)	0	(2)	1	

Table 7.4 Setting Clock Related Bit and Modes

NOTES:

1. When the CM05 bit is set to 1 (main clock turned off) in low-speed mode, the mode goes to low power

dissipation mode and CM06 bit is set to 1(divided by 8 mode) simultaneously.

2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.

3. On-chip oscillator frequency can be any of those described in the section 7.6.1.6 On-chip Oscillator Mode.

7.6.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit in the PM2 register is 1 (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, on-chip oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

7.6.2.1 Peripheral Function Clock Stop Function

When the CM02 bit is 1 (peripheral function clocks turned off during wait mode), f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, and fAD stop running in wait mode to reduce power consumption. However, fC32 remains active.

7.6.2.2 Entering Wait Mode

The MCU enters wait mode by executing the WAIT instruction.

When the CM11 bit is set to 1 (CPU clock source is the PLL clock), be sure to clear the CM11 bit to 0 (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit to 0 (PLL stops).

7.6.2.3 Pin Status During Wait Mode

 Table 7.5 lists pin status during wait mode.

Table 7.5 Pin Status in Wait Mode

Pin		Status
I/O ports		Retains status before wait mode
	When fC selected	Does not stop
CLKOUT	When f1, f8, f32 selected	Does not stop when the CM02 bit is set to 0
		Retains status before wait mode when the CM02 bit is set to 1

7.6.2.4 Exiting Wait Mode

The MCU exits from wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt, or peripheral function interrupt. If wait mode is exited by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority bits ILVL2 to ILVL0 to 0002 (interrupts disabled) before executing the WAIT instruction.

The CM02 bit affects the peripheral function interrupts. If the CM02 bit is 0 (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If the CM02 bit is 1 (peripheral function clock stops during wait mode), the peripheral functions using the peripheral function clock stops operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 7.6 lists the interrupts to exit wait mode.

Interrupt	CM02 = 0	CM02 = 1
NMI interrupt	Available	Available
Serial I/O interrupt	Available when internal and external	Available when external clock is used
	clocks are used	
Multi-master I ² C interrupt	Available	Do not used
Key input interrupt	Available	Available
A/D conversion interrupt	Available in one-shot or single sweep	Do not use
	mode	
Timer A interrupt Timer B interrupt	Available in all modes	Available in event counter mode or when count source is fC32
Timer S interrupt	Available in all modes	Do not use
INT interrupt	Available	Available
CAN0 wake_up interrupt	Available in CAN sleep mode	Available in CAN sleep mode

Table 7.6 Interrupts to Exit Wait Mode

To use peripheral function interrupts to exit wait mode, set the followings before executing the WAIT instruction.

- 1. Set the interrupt priority level to the bits ILVL2 to ILVL0 in the interrupt control register of the peripheral function interrupts that are used to exit wait mode. Also, set bits ILVL2 to ILVL0 of all peripheral function interrupts that are not used to exit wait mode to 0002 (interrupt disabled).
- 2. Set the I flag to 1.
- 3. Operate the peripheral functions that are used to exit wait mode.

When the peripheral function interrupts are used to exit wait mode, an interrupt routine is executed after an interrupt request is generated and the CPU is clocked.

The CPU clock used when exiting wait mode by a peripheral function interrupt is the same CPU clock that is used when executing the WAIT instruction.

7.6.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained. When applying 2.7 or less voltage to Vcc pin, make sure Vcc≥VRAM.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- $\bullet \ \overline{\text{NMI}} \ \text{interrupt}$
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- Low voltage detection interrup (refer to "Low Voltage Detection Interrupt" for an operating condition)
- CAN0 Wake_up interrupt (in CAN sleep mode)

7.6.3.1 Entering Stop Mode

The MCU is placed into stop mode by setting the CM10 bit in the CM1 register to 1 (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode) and the CM15 bit in the CM10 register is set to 1 (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disable).

Also, if the CM11 bit is 1 (PLL clock for the CPU clock source), set the CM11 bit to 0 (main clock for the CPU clock source) and the PLC07 bit to 0 (PLL turned off) before entering stop mode.

7.6.3.2 Pin Status during Stop Mode

The I/O pins retain their status held just prior to entering stop mode.

7.6.3.3 Exiting Stop Mode

The MCU is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt. If the MCU is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority bits ILVL2 to ILVL0 to 0002 (interrupts disable) before setting the CM10 bit to 1. If the MCU is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to 1.

1. In bits ILVL2 to ILVL0 of the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set bits ILVL2 to ILVL0 to 0002.

- 2. Set the I flag to 1.
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the MCU was placed into stop mode as follows: If the CPU clock before entering stop mode was derived from the sub clock: sub clock If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8 If the CPU clock before entering stop mode was derived from the on-chip oscillator clock: on-chip oscil-

lator clock divide-by-8



Figure 7.11 shows the state transition from normal operation mode to stop mode and wait mode. Figure 7.12 shows the state transition in normal operation mode.

Table 7.7 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line shows state after transition.




Figure 7.11 State Transition to Stop Mode and Wait Mode






Figure 7.12 State Transition in Normal Mode



Table 7.7 Allowed Transition and Setting

					State after	er transition			
		High-speed mode, middle-speed mode	Low-speed mode ²	Low power dissipation mode	PLL operation mode ²	On-chip oscillator mode	On-chip oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, middle-speed mode	8	(9)7		(13) ³	(15)		(16) ¹	(17)
	Low-speed mode ²	(8)		(11) ^{1, 6}		(8)		(16) ¹	(17)
ate	Low power dissipation mode		(10)					(16) ¹	(17)
Current state	PLL operation mode ²	(12) ³							
Curre	On-chip oscillator mode	(14) ⁴	(9) ⁷			8	(11) ¹	(16) ¹	(17)
	On-chip oscillator low power dissipation mode					(10)	8	(16) ¹	(17)
	Stop mode	(18) ⁵	(18)	(18)		(18) ⁵	(18) ⁵		
	Wait mode	(18)	(18)	(18)		(18)	(18)		
DTES:									: Cannot transit

1. Avoid making a transition when the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled).

Avoid making a transition when the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disabled) before transiting.
 On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as a clock for the timers A and B.
 PLL operation mode can only be entered from and changed to high-speed mode.
 Set the CM06 bit to 1 (division by 8 mode) before transiting from on-chip oscillator mode to high- or middle-speed mode.
 When exiting stop mode, the CM06 bit is set to 1 (division by 8 mode).
 If the CM06 bit to 1 (main clock stop), then the CM06 bit is set to 1 (division by 8 mode).
 A transition can be made only when sub clock is oscillating.
 State transitions within the same mode (divide-by-n values changed or subclock oscillation turned on or off) are shown in the table below.

		Su	b clock os	cillating			Su	b clock tu	rned off	
-	No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No	Divided by 2	Divided	Divided by 8	Divided by 16
o division		(4)	(5)	(7)	(6)	(1)				
ivided by 2	(3)	/	(5)	(7)	(6)		(1)			
ivided by 4	(3)	(4)		(7)	(6)			(1)		
ivided by 8	(3)	(4)	(5)	/	(6)				(1)	
ivided by 16	(3)	(4)	(5)	(7)	/					(1)
o division	(2)					/	(4)	(5)	(7)	(6)
ivided by 2		(2)				(3)	/	(5)	(7)	(6)
ivided by 4			(2)			(3)	(4)	/	(7)	(6)
ivided by 8				(2)		(3)	(4)	(5)	/	(6)
ivided by 16					(2)	(3)	(4)	(5)	(7)	/
i i i i	vided by 2 vided by 4 vided by 8 vided by 16 o division vided by 2 vided by 4 vided by 8	division o division vided by 2 (3) vided by 4 (3) vided by 8 (3) vided by 8 (3) vided by 6 (3) o division (2) vided by 2 vided by 4 vided by 8	division by 2 o division (4) vided by 2 (3) vided by 4 (3) vided by 4 (3) vided by 6 (3) vided by 6 (3) vided by 7 (vided by 2 vided by 2 vided by 4 vided by 4 vided by 4 vided by 8	division by 2 by 4 o division (4) (5) vided by 2 (3) (5) vided by 4 (3) (4) vided by 8 (3) (4) vided by 8 (3) (4) vided by 8 (3) (4) o division (2) vided by 2 (2) vided by 4 vided by 4 (2) vided by 4 vided by 8	division by 2 by 4 by 8 o division (4) (5) (7) vided by 2 (3) (5) (7) vided by 4 (3) (4) (7) vided by 4 (3) (4) (5) vided by 16 (3) (4) (5) vided by 16 (3) (4) (5) vided by 2 vided by 2 (2) vided by 2 (2) vided by 4 (2) vided by 4 (2) vided by 8 (2)	division by 2 by 4 by 8 by 16 o division (4) (5) (7) (6) vided by 2 (3) (5) (7) (6) vided by 4 (3) (4) (7) (6) vided by 8 (3) (4) (5) (7) vided by 16 (3) (4) (5) (6) vided by 16 (2) vided by 2 (2) vided by 2 (2) vided by 2 (2) vided by 4 (2) vided by 4 (2)	division by 2 by 4 by 8 by 16 division b division (4) (5) (7) (6) (1) vided by 2 (3) (5) (7) (6) vided by 4 (3) (4) (7) (6) vided by 8 (3) (4) (5) (7) vided by 6 (3) (4) (5) (7) vided by 6 (3) (4) (5) (7) vided by 6 (2) (3) vided by 2 (2) (3) vided by 4 (2) vided by 4 (2) (3) vided by 8 (2) (3)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

9. () : setting method. Refer to following table.

	Setting	Operation
(1)	CM04 = 0	Sub clock turned off
(2)	CM04 = 1	Sub clock oscillating
(3)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode
(4)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode
(5)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode
(6)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode
(7)	CM06 = 1	CPU clock division by 8 mode
(8)	CM07 = 0	Main clock, PLL clock, or on-chip oscillator clock selected
(9)	CM07 = 1	Sub clock selected
(10)	CM05 = 0	Main clock oscillating
(11)	CM05 = 1	Main clock turned off
(12)	PLC07 = 0, CM11 = 0	Main clock selected
(13)	PLC07 = 1, CM11 = 1	PLL clock selected
(14)	CM21 = 0	Main clock or PLL clock selected
(15)	CM21 = 1	On-chip oscillator clock selected
(16)	CM10 = 1	Transition to stop mode
(17)	wait instruction	Transition to wait mode
(18)	Hardware interrupt	Exit stop mode or wait mode

--- Cannot transit

01404 01405 01400 01407	Dite in the OMO sectors
CM04, CM05, CM06, CM07	. Dits in the CIVIU register
CM10, CM11, CM16, CM17	: Bits in the CM1 register
CM20, CM21	: Bits in the CM2 register
PLC07	: Bit in the PLC0 register



7.7 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function protects the clock from modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit in the PM2 register is set to 1 (clock modification disabled), the following bits are protected against writes:

- Bits CM02, CM05, and CM07 in CM0 register
- Bits CM10 and CM11 in CM1 register
- CM20 bit in CM2 register
- All bits in the PLC0 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit in the CM0 register is 0 (main clock oscillating) and CM07 bit is 0 (main clock selected for the CPU clock source):

(1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM2 register).

(2) Set the PM21 bit in the PM2 register to 1 (disable clock modification).

(3) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is 1.

7.8 Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function detects the re-oscillation after stop of main clock oscillation circuit. When the oscillation stop and re-oscillation detection occurs, the oscillation stop detect function is reset or oscillation stop and re-oscillation detection interrupt is generated, depending on the CM27 bit set in the CM2 register. The oscillation stop detect function is enabled or disabled by the CM20 bit in the CM2 register. **Table 7.8** lists a specification overview of the oscillation stop and re-oscillation detect function.

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop,	Set CM20 bit to 1(enable)
re-oscillation detection function	
Operation at oscillation stop,	•Reset occurs (when CM27 bit =0)
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs(when CM27 bit =1)



7.8.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the MCU is initialized, coming to a halt (oscillation stop reset; refer to "SFR", "Reset"). This status is reset with hardware reset 1. Also, even when re-oscillation is detected, the MCU can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to 1 and the CM27 bit to 0.)

7.8.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is 1 (oscillation stop and reoscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the CPU clock and clock

source for peripheral functions in place of the main clock.

- CM21 bit = 1 (on-chip oscillator clock for CPU clock source)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

When the PLL clock corresponds to the CPU clock source and the CM20 bit is 1, the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to 1 (on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

When the CM20 bit is 1, the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

7.8.3 How to Use Oscillation Stop and Re-oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, return the main clock to the CPU clock and peripheral function clock source by program. **Figure 7.13** shows the procedure for switching the clock source from the on-chip oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt occurrence, the CM22 bit becomes 1. When the CM22 bit is set at 1, oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 by program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop, re-oscillation
 detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In
 this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred,
 the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop, re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop, re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to 0 (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated by program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.




Figure 7.13 Procedure to Switch Clock Source From On-chip Oscillator to Main Clock

8. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. **Figure 8.1** shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by the PRC0 bit: CM0, CM1, CM2, PLC0, ROCR, PCLKR, and CCLKR
- Registers protected by the PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0, and INVC1
- Registers protected by the PRC2 bit: PD9 , PACR, S4C, and NDDR
- Registers protected by the PRC3 bit: VCR2 and D4INT

The PRC2 bit is set to 0 (write enabled) when data is written to the SFR area after setting the PRC2 bit to 1 (write enable). Set registers PD9, PACR, S4C and NDDR immediately after setting the PRC2 bit in the PRCR register to 1 (write enable). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to 1 and the following instruction. Bits PRC3, PRC1, and PRC0 are not set to 0 even if data is written to the SFR area. Set bits PRC3, PRC1, and PRC0 to 0 by program.




Figure 8.1 PRCR Register

9. Interrupts

Note

The SI/O4 interrupt of peripheral function interrupts is not available in the 64-pin package. The low voltage detection function is not available in M16C/29 T-ver. and V-ver..

9.1 Type of Interrupts

Figure 9.1 shows types of interrupts.




Figure 9.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
 whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

9.1.1 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

9.1.1.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

9.1.1.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to 1 (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

9.1.1.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

9.1.1.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



9.1.2 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

9.1.2.1 Special Interrupts

Special interrupts are non-maskable interrupts.

9.1.2.1.1 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section "NMI interrupt".

9.1.2.1.2 DBC Interrupt

This interrupt is exclusively for debugger, do not use in any other circumstances.

9.1.2.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

9.1.2.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to the section "clock generating circuit".

9.1.2.1.5 Low Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to the section "voltage detection circuit".

9.1.2.1.6 Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

9.1.2.1.7 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 or RMAD1 register, if the corresponding enable bit (AIER0 or AIER1 bit in the AIER register) is set to 1. For details about the address match interrupt, refer to the section "address match interrupt".

9.1.2.2 Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the MCU's internal functions. The interrupt sources for peripheral function interrupts are listed in **Table 9.2** Relocatable Vector Tables. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



9.2 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. **Figure 9.2** shows the interrupt vector.




Figure 9.2 Interrupt Vector

9.2.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFF16. **Table 9.1** lists the fixed vector tables. In the flash memory version of MCU, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 9.1 Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	serise software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (1)	FFFEC16 to FFFEF16		
Watchdog timer Oscillation stop and re-oscillation detection, low voltage detection	FFFF016 to FFFF316		Watchdog timer, clock generating circuit, voltage detection circuit
DBC (1)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset(2)	FFFFC16 to FFFFF16		Reset

NOTE:

1. Do not normally use this interrupt because it is provided exclusively for use by development tools.

9.2.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. **Table 9.2** lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt source	Vector address ⁽¹⁾ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ⁽²⁾	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20 series software manual
CAN0 wakeup ⁽³⁾	+4 to +7 (000416 to 000716)	1	
CAN0 receive completion	+8 to +11 (0008 16 to 000B 16)	2	CAN module
CAN0 transmit completion	+12 to +15 (000C 16 to 000F16)	3	
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
IC/OC interrupt 0	+20 to +23 (0014 16 to 001716)	5	Timer S
IC/OC interrupt 1, I ² C bus interface ⁽⁴⁾	+24 to +27 (001816 to 001B16)	6	Timer S Multi-Master I ² C bus
IC/OC base timer, ScL/SDA ⁽⁴⁾	+28 to +31 (001C 16 to 001F16)	7	interface
SI/O4, INT5 ⁽⁵⁾	+32 to +35 (0020 16 to 0023 16)	8	INT interrupt
SI/O3, INT4 ⁽⁵⁾	+36 to +39 (0024 16 to 0027 16)	9	Serial I/O
UART 2 bus collision detection (6)	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C 16 to 002F16)	11	DIMO
DMA1	+48 to +51 (0030 16 to 0033 16)	12	DMAC
CAN0 state, error	+52 to +55 (0034 16 to 003716)	13	CAN module
A/D, Key input interrupt ⁽⁷⁾	+56 to +59 (003816 to 003B16)	14	A/D convertor, Key input interrupt
UART2 transmit, NACK2 ⁽⁸⁾	+60 to +63 (003C 16 to 003F16)	15	
UART2 receive, ACK2 ⁽⁸⁾	+64 to +67 (0040 16 to 004316)	16	
UART0 transmit	+68 to +71 (0044 16 to 004716)	17	Serial I/O
UART0 receive	+72 to +75 (004816 to 004B16)	18	Senar I/O
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	
UART1 receive	+80 to +83 (0050 16 to 0053 16)	20	
Timer A0	+84 to +87 (0054 16 to 0057 16)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C 16 to 005F16)	23	
Timer A3	+96 to +99 (0060 16 to 0063 16)	24	Timer
Timer A4	+100 to +103 (0064 16 to 006716)	25	Timer
Timer B0	+104 to +107 (0068 16 to 006B16)	26	
Timer B1	+108 to +111 (006C 16 to 006F16)	27	
Timer B2	+112 to +115 (0070 16 to 007316)	28	
ĪNTO	+116 to +119 (0074 16 to 0077 16)	29	
ĪNT1	+120 to +123 (0078 16 to 007B16)	30	INT interrupt
ĪNT2	+124 to +127 (007C 16 to 007F16)	31	
Software interrupt ⁽²⁾	+128 to +131 (0080 16 to 008316) to	32 to	M16C/60, M16C/20 series software
	+252 to +255 (00FC 16 to 00FF16)		manual

Table 9.2 Relocatable Vector Tables

NOTES:

1. Address relative to address in INTB.

2. These interrupts cannot be disabled using the I flag.

3. Set the IFSR22 bit in the IFSR register to 0.

4. Use bits IFSR26 and IFSR27 in the IFSR2A register to select.

5. Use bits IFSR6 and IFSR7 in the IFSR register to select.

6. Bus collision detection: In IEBus mode, this bus collision detection constitutes the cause of an interrupt. In I²C bus mode, however, a start condition or a stop condition detection constitutes the cause of an interrupt.

7. Use the IFSR21 bit in the IFSR2A register to select.

8. During I²C bus mode, NACK and ACK interrupts comprise the interrupt source.



9.3 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use I flag in the the FLG register, IPL, and bits ILVL2 to ILVL0 in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 9.3 shows the interrupt control registers.

Also, the following interrupts share a vector and an interrupt control register.

•INT4 and SIO3

- •INT5 and SIO4
- •A/D converter and key input interrupt
- •IC/OC base timer and SCL/SDA
- •IC/OC interrupt 1 and I²C bus interface

An interrupt request is set by bits IFSR6 and IFSR7 in the IFSR register and bits IFSR27, IFSR26, and IFSR21 in the IFSR2A register. **Figure 9.4** shows registers IFSR register and IFSR2A.

		Symbol		Addre		er reset
		C01WK C0REC		0041 0042		XXX0002 XXX0002
		COTRM		0043		XXX0002
		ICOC01		0045		XXX0002
				0046 0047		XXX0002 XXX0002
		BCNIC		004A	16 XX	XXX0002
		DM0IC, C01ERI		004B 004D		XXX0002 (XXX0002
			KUPIC ⁽³⁾	004E	16 XX	XXX0002
b7 bã bã b4	b3 b2 b1 b0					(XXX0002 (XXX0002
	1				.,,	XXX0002
	┩ ┑╹┑╹┑╹ ┯ ┆ ┆ ┆ ┆	TB0IC t	to TB2IC	005A	16 to 005C16 XX	XXX0002
		Bit Symbol	Bit Name		Function	RW
		ILVL0	Interrupt priority level		b2 b1 b0	DW
			select bit		000: Level 0 (interrupt of	disabled)
			4		0 0 1 : Level 1 0 1 0 : Level 2	
	· · · · · · · · · · · · · · · · · · ·	ILVL1			0 1 0 1 Level 3	RW
					1 0 0 : Level 4 1 0 1 : Level 5	
		ILVL2	1		101: Level 5 110: Level 6	
					111: Level 7	RW
		IR	Interrupt request bit		0: Interrupt not requested1: Interrupt requested	
			Nothing is assigned	16		
					essary, set to 0.	
2. To rewrite		control register	When read, the conte	ents ai		equest for that regis
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC	When read, the conte (Do not write 1). s, do so at a point that o	does i Addre 0044	re undefined not generate the interrupt m ess Afte 16 XXI	er reset 00X0002
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II	When read, the conte (Do not write 1). s, do so at a point that o I NT5IC	does i Addre 0044 0048	re undefined	er reset 00X0002 00X0002
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S4IC, II	When read, the conte (Do not write 1). s, do so at a point that of I NT5IC NT4IC	Addre 0044 0048 0049	re undefined not generate the interrupt ress After 16 XXI 16 XXI 16 XXI	er reset 00X0002
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC	When read, the conte (Do not write 1). s, do so at a point that of I NT5IC NT4IC to INT2IC	Addre 0044 0048 0049	re undefined not generate the interrupt mess After 16 XXI 16 XXI 16 to 005F16 XXI	er reset 00X0002 00X0002 00X0002 00X0002 00X0002
1. This bit ca 2. To rewrite For detail 3. Use the IF	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol	When read, the conte (Do not write 1). s, do so at a point that of I NT5IC NT4IC to INT2IC Bit Name	Addre 0044 0048 0049 005D	re undefined not generate the interrupt m ess Afte 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function	er reset 00X0002 00X0002 00X0002
1. This bit ca 2. To rewrite For detail 3. Use the IF	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC	When read, the conte (Do not write 1). s, do so at a point that of I NT5IC NT4IC to INT2IC	Addre 0044 0048 0049 005D	re undefined not generate the interrupt m ess Afte 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0	er reset 00X0002 00X0002 00X0002 00X0002 RW
1. This bit ca 2. To rewrite For detail 3. Use the IF	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt m ess After 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1	er reset 00X0002 00X0002 00X0002 00X0002 RW
1. This bit ca 2. To rewrite For detail 3. Use the IF	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt m sess After 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt c 0 0 1 : Level 1 0 1 0 : Level 2	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt re- ess After 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 3 1 0 0 : Level 4	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt re- ess After 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt re- ess After 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 3 1 0 0 : Level 4	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, If S3IC, If INT0IC Bit Symbol ILVL0 ILVL1	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined not generate the interrupt m sess After 16 XX1 16 XX1 16 to 005F16 XX1 Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6	er reset 00X0002 00X0002 00X0002 00X0002 disabled)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1	When read, the conte Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level	Addre 0044 0048 0049 005D	re undefined hot generate the interrupt means After 16 XX1 16 XX1 16 XX1 16 to 005F16 XX1 Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested	er reset 00X0002 00X0002 00X0002 00X0002 disabled)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, If S3IC, If INT0IC Bit Symbol ILVL0 ILVL1	When read, the content (Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level select bit	Addre 0044 0048 0049 005D	re undefined not generate the interrupt re- ess After 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	er reset 00X0002 00X0002 00X0002 00X0002 disabled) RW RW
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, If S3IC, If INT0IC Bit Symbol ILVL0 ILVL1	When read, the content (Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level select bit	Addre 0044 0048 0049 005D	re undefined hot generate the interrupt re ess After 16 XXI 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0: Selects falling edge (3.	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled) RW RW 4)
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1 ILVL2 IR	When read, the conternation of the conternatio	Addre 0044 0048 0049 005D	re undefined hot generate the interrupt means After 16 XXI 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 7 0: Interrupt not requested 1: Interrupt requested	er reset 00X0002 00X0002 00X0002 00X0002 RW disabled) RW RW
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1 ILVL2 IR POL	When read, the conternation of the conternatio	Addre 0044 0048 0049 005D	re undefined hot generate the interrupt re ess Afte 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0: Selects falling edge (3.	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled) RW RW 4)
1. This bit ca 2. To rewrite For detail 3. Use the IF	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1 ILVL2 IR	When read, the conterval of the conterva	Addre 0044 0049 005D	re undefined hot generate the interrupt mass After 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI 10 to 2 Level 0 (interrupt of 00 0 1 : Level 1 01 0 : Level 2 01 1 : Level 3 10 0 : Level 4 10 1 : Level 5 11 0 : Level 6 11 1 : Level 7 0: Interrupt not requested 1: Interrupt requested 0: Selects falling edge (3, 1: Selects rising edge Set to 0	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled) RW RW 4) RW
 This bit ca To rewrite For detail Use the IF 	e the interrupt of ls, refer to 22. FSR2A registe	et by writing 0 (control registers 4 Interrupts. r to select. Symbol INT3IC S4IC, II S3IC, II INT0IC Bit Symbol ILVL0 ILVL1 ILVL2 IR POL	When read, the content Do not write 1). s, do so at a point that of NT5IC NT4IC to INT2IC Bit Name Interrupt priority level select bit Interrupt request bit Polarity select bit	Addre 0044 0048 0049 005D	re undefined hot generate the interrupt mass After 16 XXI 16 XXI 16 XXI 16 to 005F16 XXI Function b2 b1 b0 0 0 0 : Level 0 (interrupt of 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 0: Interrupt not requested 1: Selects falling edge (3, 1: Selects rising edge Set to 0 essary, set to 0.	er reset 00X0002 00X0002 00X0002 00X0002 00X0002 RW disabled) RW RW 4) RW

2. To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for register. For details, refer to **22.4 Interrupts**.

3. If the IFSRi bit in the IFSR register (i = 0 to 5) is 1 (both edges), set the POL bit in the INTilC register to 0 (falling edge).

4. Set the POL bit in register S3IC or S4IC to 0 (falling edge) when the IFSR6 bit in the IFSR register is set to 0 (SI/O3 selected) or IFSR7 bit in the IFSR register to 0 (SI/O4 selected), respectively.

Figure 9.3 Interrupt Control Registers



b7 b6 b5 b4 b3 b2 b1		Symbo IFSR	ol Address 035F ₁₆	After Reset 0016	
	ſ	Bit Symbol	Bit Name	Function	RV
	Ľ.	IFSR0	INT0 interrupt polarity switching bit	0 : One edge 1 : Both edges (1)	RV
		IFSR1	INT1 interrupt polarity switching bit	0 : One edge 1 : Both edges (1)	RV
·····		IFSR2	INT2 interrupt polarity switching bit	0 : One edge 1 : Both edges (1)	RV
		IFSR3	INT3 interrupt polarity switching bit	0 : One edge 1 : Both edges ⁽¹⁾	RV
		IFSR4	INT4 interrupt polarity switching bit	0 : One edge 1 : Both edges (1)	RV
		IFSR5	INT5 interrupt polarity switching bit	0 : One edge 1 : Both edges (1)	RV
		IFSR6	Interrupt request cause select bit	0 : SI/O3 (2) 1 : INT4	RV
		IFSR7	Interrupt request cause	0 : SI/O4 (2)	
1. When setting this 0 (falling edge).			ges), make sure the POL	0 : SI/O4 (2) 1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC	is set to
0 (falling edge). 2. When setting thi 0 (falling edge).	is bit t Cau	to 0 (SI/O3, s se Select	select bit ges), make sure the POL SI/O4), make sure the PO Register 2	1 : INT5	is set to
 When setting thi 0 (falling edge). When setting thi 0 (falling edge). nterrupt Request	is bit t Cau	to 0 (SI/O3, S	select bit ges), make sure the POL SI/O4), make sure the PO Register 2	bit in registers INT0IC to INT5IC	
 When setting thi 0 (falling edge). When setting thi 0 (falling edge). 	is bit t Cau	to 0 (SI/O3, S se Select Symbol	select bit ges), make sure the POL SI/O4), make sure the PO Register 2	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC	is set to
 When setting thi 0 (falling edge). When setting thi 0 (falling edge). 	is bit t Cau	to 0 (SI/O3, S se Select Symbol IFSR24	select bit ges), make sure the POL SI/O4), make sure the PO Register 2 Address 035E ₁₆	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC After reset 00XXX0002	is set to
 When setting this 0 (falling edge). When setting this 0 (falling edge). When setting this 0 (falling edge). nterrupt Request b7 b6 b5 b4 b3 b2 b1	is bit t Cau	to 0 (SI/O3, S se Select Symbol IFSR2A Bit Symbol	select bit ges), make sure the POL SI/O4), make sure the PO Register 2 Address 035E16 Bit Name	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC After reset 00XXX0002 Function	is set to
 When setting this 0 (falling edge). When setting this 0 (falling edge). 	is bit t	to 0 (SI/O3, S se Select Symbol IFSR2A Bit Symbol IFSR20	select bit ges), make sure the POL SI/O4), make sure the PO Register 2 Address 035E16 Bit Name Reserved bit Interrupt request cause	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC After reset 00XXX0002 Function Set to 0 0: A/D conversion	is set to
 When setting this 0 (falling edge). When setting this 0 (falling edge). 	is bit t	to 0 (SI/O3, S se Select Symbol IFSR20 IFSR21	select bit ges), make sure the POL SI/O4), make sure the PO Register 2 Address 035E ₁₆ Bit Name Reserved bit Interrupt request cause select bit Interrupt request cause	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC After reset 00XXX0002 Function Set to 0 0: A/D conversion 1: Key input 0: CAN0 wakeup/error 1: Do not set cessary, set to 0.	is set to
 When setting this 0 (falling edge). When setting this 0 (falling edge). Interrupt Request b7 b6 b5 b4 b3 b2 b1	is bit t	to 0 (SI/O3, S se Select Symbol IFSR20 IFSR21 IFSR22 IFSR22	select bit ges), make sure the POL SI/O4), make sure the PO Register 2 Address 035E16 Bit Name Reserved bit Interrupt request cause select bit Interrupt request cause select bit	1 : INT5 bit in registers INT0IC to INT5IC L bit in registers S3IC and S4IC After reset 00XXX0002 Function Set to 0 0: A/D conversion 1: Key input 0: CAN0 wakeup/error 1: Do not set cessary, set to 0.	is set to



9.3.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (= enabled) enables the maskable interrupt. Setting the I flag to 0 (= disabled) disables all maskable interrupts.

9.3.2 IR Bit

The IR bit is set to 1 (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to 0 (= interrupt not requested).

The IR bit can be cleared to 0 in a program. Note that do not write 1 to this bit.

9.3.3 ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 9.3 shows the settings of interrupt priority levels and **Table 9.4** shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- · I flag = 1
- · IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	↓
1112	Level 7	High

Table 9.3 Settings of Interrupt Priority Levels

Table 9.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



9.4 Interrupt Sequence

An interrupt sequence (the device behavior from the instant an interrupt is accepted to the instant the interrupt routine is executed) is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. **Figure 9.5** shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to 0 (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to 0 (interrupts disabled).

The D flag is cleared to 0 (single-step interrupt disabled).

The U flag is cleared to 0 (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register⁽¹⁾ is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

NOTE:

1. This register cannot be used by user.

Address bus	Address Undefined ⁽¹⁾ SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt information Undefined ⁽¹⁾ SP-2 SP-4 vec vec+2 contents contents contents
RD	Undefined ⁽¹⁾
$\overline{WR}^{(2)}$	
	ined state depends on the instruction queue buffer. A read cycle occurs when the instruction queue eady to accept instructions.

Figure 9.5 Time Required for Executing Interrupt Sequence

9.4.1 Interrupt Response Time

Figure 9.6 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of the time from when an interrupt request is generated till when the instruction then executing is completed ((a) in **Figure 9.6**) and the time during which the interrupt sequence is executed ((b) in **Figure 9.6**).




Figure 9.6 Interrupt response time

9.4.2 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in **Table 9.5** is set in the IPL. Shown in **Table 9.5** are the IPL values of software and special interrupts when they are accepted.

Table 9.5 IPL Level That is Set to IPL When A Software or Sp	ecial Interrupt Is Accepted

Interrupt sources	IPL setting
Watchdog timer, NMI, Oscillation stop and re-oscillation detection, Low volage detection	7
Software, address match, DBC, single-step	No change

9.4.3 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. **Figure 9.7** shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 9.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the $SP^{(1)}$, at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. **Figure 9.8** shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 9.8 Operation of Saving Register

9.4.4 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

9.5 Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using bits ILVL2 to ILVL0. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. **Figure 9.9** shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 9.9 Hardware Interrupt Priority

9.5.1 Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 9.10 shows the circuit that judges the interrupt priority level.




Figure 9.10 Interrupts Priority Select Circuit

9.6 INT Interrupt


INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register.

The INT5 input has an effective digital debounce function for a noise rejection. Refer to "19.6 Digital **Debounce function**" for this detail. When using INT5 interrupt to exit stop mode, set the P17DDR register to FF16 before entering stop mode.

To use the INT4 interrupt, set the IFSR6 bit in the IFSR register to 1 (INT4). To use the INT5 interrupt, set the IFSR7 bit in the IFSR register to 1 (INT5).

After modifiying bit IFSR6 or IFSR7, clear the corresponding IR bit to 0 (interrupt not requested) before enabling the interrupt.

Figure 9.11 shows the IFSR registers.



NOTES:

1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC is set to 0 (falling edge).

2. When setting this bit to 0 (SI/O3, SI/O4), make sure the POL bit in registers S3IC and S4IC is set to 0 (falling edge).

Figure 9.11 IFSR Register

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low, after the $\overline{\text{NMI}}$ interrupt was enabled by writing a 1 to bit 4 in the register PM2. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt, once it is enabled.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8_5 bit in the P8 register.

NMI is disabled by default after reset (the pin is a GPIO pin, P85) and can be enabled using bit 4 in the PM2 register. Once enabled, it can only be disabled by a reset signal.

The $\overline{\text{NMI}}$ input has a digital debounce function for noise rejection. Refer to "**19.6 Digital Debounce function**" for details. When using $\overline{\text{NMI}}$ interrupt to exit stop mode, set the NDDR register to FF16 before entering stop mode.

9.8 Key Input Interrupt

A key input interrupt is generated when input on any of the P104 to P107 pins which has had bits PD10_7 to PD10_4 in the PD10 register set to 0 (= input) goes low. Key input interrupts can be used for a key-on wakeup function to get the MCU to exit stop or wait modes. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. **Figure 9.12** shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had bits PD10_7 to PD10_4 set to 0 (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 9.12 Key Input Interrupt

9.9 CAN0 Wake-up Interrupt

CAN0 wake-up interrupt occurs when a falling edge is input to CRX. The CAN0 wake-up interrupt is enabled when the PortEn bit is set to 1 (CTX/CRX function) and Sleep bit is set to 1(Sleep mode enabled) in the C0CTLR register. **Figure 9.13** shows the block diagram of the CAN0 wake-up interrupt.




Figure 9.13 CAN0 Wake-up Interrupt Block Diagram

9.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 1). Set the start address of any instruction in the RMADi register. Use bits AIER1 and AIER0 in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "**Saving Registers**").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

• Rewrite the content of the stack and then use the REIT instruction to return.

• Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 9.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

aFigure 9.14 shows registers AIER, RMAD0, and RMAD1.

Table 9.6 PC Value Saved in Stack Area When Address Match Interrupt Request Is Acknowledged

	Instruction a	at the addre	ss indicated by the RM	/IADi regist	er	Value of the PC that is saved to the stack area
2-byte op-co 1-byte op-co ADD.B:S OR.B:S STNZ.B CMP.B:S JMPS MOV.B:S	de instruction de instructions w #IMM8,dest #IMM8,dest #IMM8,dest #IMM8 #IMM8	SUB.B:S MOV.B:S STZX.B PUSHM JSRS	#IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8	AND.B:S STZ.B POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions ot	her than the abo	ve				The address indicated by the RMADi register +1

Value of the PC that is saved to the stack area : Refer to "Saving Registers".

Op-code is an abbreviation of Operation Code. It is a portion of instruction code.

Refer to Chapter 4 Instruction Code/Number of Cycles in M16C/60, M16C/20 Series Software Manual. Op-code is shown as a bold-framed figure directly below the Syntax.

Table 9.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1




Figure 9.14 AIER Register, RMAD0 and RMAD1 Registers

10. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to 1 (reset). Once this bit is set to 1, it cannot be set to 0 (watchdog timer interrupt) in a program. Refer to **5.3 Watchdog Timer Reset** for the details of watchdog timer reset.

When the main clock source is selected for CPU clock, on-chip oscillator clock, PLL clock, the WDC7 bit in the WDC register value for prescaler can be chosen to be 16 or 128. If a sub-clock is selected for CPU clock, the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock source chos	en for CPU clock, on-chip oscillator clock, PLL clock
Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)
Watchdog timer period -	CPU clock
With sub-clock chosen for CF	PU clock
Watchdog timer period =	Prescaler dividing (2) X Watchdog timer count (32768)
	CPU clock

For example, when CPU clock is set to 16 MHz and the divide-by-N value for the prescale ris set to 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

Write the WDTS register with shorter cycle than the watchdog timer cycle. Set the WDTS register also in the beginning of the watchdog timer interrupt routine.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 10.1 shows the block diagram of the watchdog timer. Figure 10.2 shows the watchdog timer-related registers.




Figure 10.1 Watchdog Timer Block Diagram

RENESAS

	Symbol WDC	Address 000F16	After Reset 00XXXXX2	
	Bit Symbol	Bit Name	Function	RW
	(b4-b0)	High-order bits of watchdo	g timer	RO
	(b5)	Reserved bit	Set to 0	RW
	(b6)	Reserved bit	Set to 0	RW
	WDC7	Prescaler select bit	0 : Divided by 16 1 : Divided by 128	RW
Watchdog Timer Start	-	Address 000E16	After Reset Undefined	
Watchdog Timer Start	Symbol		Undefined	RW

Figure 10.2 WDC Register and WDTS Register

10.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM1 and PM2 registers).
- (2) Set the PM12 bit in the PM1 register to 1 (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to 1 (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to 1 results in the following conditions

- The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock or PLL clock) (system clock of count source selected by the CM21 bit is valid)
- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

Watchdog timer count (32768)

Watchdog timer period = —

on-chip oscillator clock

- The CM10 bit in the CM1 register is disabled against write. (Writing a 1 has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode.




11. DMAC

Note

Do not use SI/O4 interrupt request as a DMA request in the 64-pin package.

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. **Figure 11.1** shows the block diagram of the DMAC. **Table 11.1** shows the DMAC specifications. **Figures 11.2** to **11.4** show the DMAC-related registers.





A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0,1), as well as by an interrupt request which is generated by any function specified by the DMS and bits DSEL3 to DSEL0 in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register is set to 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Table 11.1 DMAC Specifications

Ite	m	Specification		
No. of channels	3	2 (cycle steal method)		
Transfer memo	ry space	 From any address in the 1M bytes space to a fixed address 		
		 From a fixed address to any address in the 1M bytes space 		
		 From a fixed address to a fixed address 		
Maximum No. of bytes transferred		128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)		
DMA request factors ^(1, 2)		Falling edge of INT0 or INT1		
		Both edge of INT0 or INT1		
		Timer A0 to timer A4 interrupt requests		
		Timer B0 to timer B2 interrupt requests		
		UART0 transfer, UART0 reception interrupt requests		
		UART1 transfer, UART1 reception interrupt requests		
		UART2 transfer, UART2 reception interrupt requests		
		SI/O3, SI/O4 interrupt requests		
		A/D conversion interrupt requests		
		Timer S(IC/OC) requests		
		Software triggers		
Channel priority	/	DMA0 > DMA1 (DMA0 takes precedence)		
Transfer unit		8 bits or 16 bits		
Transfer addres	ss direction	forward or fixed (The source and destination addresses cannot both be		
		in the forward direction)		
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter (i = 0,1)		
		underflows after reaching the terminal count		
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value		
		of the DMAi transfer counter reload register and a DMA transfer is con		
		tinued with it		
	est generation timing			
DMA startup		Data transfer is initiated each time a DMA request is generated when		
the		DMAE bit in the DMAiCON register = 1 (enabled)		
DMA shutdown	Single transfer	 When the DMAE bit is set to 0 (disabled) 		
		After the DMAi transfer counter underflows		
	Repeat transfer	When the DMAE bit is set to 0 (disabled)		
Reload timing	for forward ad-	When a data transfer is started after setting the DMAE bit to 1 (en		
dress pointer a	nd transfer	abled), the forward address pointer is reloaded with the value of the		
counter		SARi or the DARi pointer whichever is specified to be in the forward		
		direction and the DMAi transfer counter is reloaded with the value of the		
		DMAi transfer counter reload register		
		-		

NOTES:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.

06 b5 b4 b3 b2 b1 b	0 Symbol DM0SL	Addre 03B81		
	Bit Symbol	Bit Name	Function	RV
	DSEL0			RV
	DSEL1	DMA request cause	Refer to note (1)	RV
	DSEL2	select bit		RV
	DSEL3	-		RV
		Nothing is assigned. Whether the second seco	nen write, set to 0.	
· · · · · · · · · · · · · · · · · · ·	(b5-b4)	When read, their conten		-
	DMS	DMA request cause expansion select bit	0: Basic cause of request 1: Extended cause of request	RV
	DSR	Software DMA request	A DMA request is generated by setting this bit to 1 when the DMS bit is 0 (basic cause) and bits DSEL3 to	RV
		bit be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0	
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02	DMS=0(basic of Falling edge of	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12	DMS=0(basic of Falling edge of Software trigge	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of requered to the total of total of the total of the total of total o) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02	DMS=0(basic of Falling edge of	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02	DMS=0(basic of Falling edge of Software trigge Timer A0	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of requered to the total of total of the total of the total of total o) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1 –) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1 –) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12 0 1 0 12 0 1 0 12 0 1 1 02	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A4	be selected by a combinat cause of request)	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1 – – Two edges of INT0 pin) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 0 1 12 0 1 0 02 0 1 0 12 0 1 0 12 0 1 1 02 0 1 1 12	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2	be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1 – – Two edges of INT0 pin –) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 1 02 0 1 0 02 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1	be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer - IC/OC channel 0 IC/OC channel 1 - Two edges of INT0 pin - -) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 02 0 1 02 0 1 0 02 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12 1 0 0 12 1 0 1 02 1 0 1 12	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 UART0 transm UART0 received	be selected by a combinat cause of request) into pin er	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer – IC/OC channel 0 IC/OC channel 1 – Two edges of INT0 pin – – IC/OC channel 2 IC/OC channel 3) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 12 0 1 0 02 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12 1 0 0 12 1 0 0 12 1 0 1 2 1 0 1 2	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B1 Timer B2 UART0 transm UART0 receive UART2 transm	be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer - IC/OC channel 0 IC/OC channel 1 - Two edges of INT0 pin - IC/OC channel 2 IC/OC channel 3 IC/OC channel 4) in th
DSEL3 to DSEL0 0 0 02 0 0 12 0 0 12 0 1 02 0 1 02 0 1 12 0 1 02 0 1 12 0 1 02 0 1 02 0 1 02 0 1 02 1 0 02 1 1 02 1 0 12 1 0 12 1 0 12 1 1 12 1 0 02 1 1 12 1 1 02 1 1 12 1 1 02 1 1 02 1 1 02	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A3 Timer B0 Timer B1 Timer B1 UART0 transm UART0 receive UART2 transm UART2 received	be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer - IC/OC channel 0 IC/OC channel 1 - Two edges of INT0 pin - IC/OC channel 2 IC/OC channel 3 IC/OC channel 4 IC/OC channel 5) in th
1. The causes of DMA manner described b DSEL3 to DSEL0 0 0 0 02 0 0 0 12 0 0 1 12 0 1 0 02 0 1 0 12 0 1 1 02 0 1 1 12 1 0 0 02 1 0 0 12 1 0 0 12 1 0 0 12 1 0 1 2 1 0 1 2	DMS=0(basic of Falling edge of Software trigge Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B1 Timer B2 UART0 transm UART0 receive UART2 transm	be selected by a combinat	DSEL0 are 00012 (software trigger). The value of this bit when read is 0 ion of DMS bit and bits DSEL3 to DSEL0 DMS=1(extended cause of reque IC/OC base timer - IC/OC channel 0 IC/OC channel 1 - Two edges of INT0 pin - IC/OC channel 2 IC/OC channel 3 IC/OC channel 4) in th

Figure 11.2 DM0SL Register





Figure 11.3 DM1SL Register, DM0CON Register, and DM1CON Registers





11.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. Furthermore, the bus cycle itself is extended by a software wait.

11.1.1 Effect of Source and Destination Addresses

If the transfer unit is 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit is 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

11.1.2 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 11.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units and when both the source address and destination address are an odd address ((2) in **Figure 11.5**), two source read bus cycles and two destination write bus cycles are required.

Address - bus -	CPU use Source Destination Dummy CPU use
RD signal	
WR signal	
Data bus	CPU use Source Destination Dummy CPU use
2) When the	e transfer unit is 16 bits and the source address of transfer is an odd address.
CPU clock	
Address bus	CPU use Source + 1 Destination CPU use CPU use
RD signal	
WR signal	
Data bus	CPU use Source + 1 Destination CPU use
CPU clock	CPU use Source Destination CPU use
TCD Signal	
WP signal	
WR signal	CPU use Source Destination CPU use CPU use
Data bus 4) When the	
Data bus 4) When the CPU clock	e source read cycle under condition (2) has one wait state inserted
Data bus 4) When the	CPU use Source Destination Cycle CPU use
Data bus 4) When the CPU clock	e source read cycle under condition (2) has one wait state inserted
Data bus 4) When the CPU clock	e source read cycle under condition (2) has one wait state inserted

Figure 11.5 Transfer Cycles for Source Read

11.2. DMA Transfer Cycles

Any combination of even or odd transfer read and write adresses is possible. **Table 11.2** shows the number of DMA transfer cycles. **Table 11.3** shows the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Table 11.2	DMA	Transfer	Cycles
------------	-----	----------	--------

Transfer unit	Access address	No. of read cycles	No. of write cycles
8-bit transfers	Even	1	1
(DMBIT= 1)	Odd	1	1
16-bit transfers	Even	1	1
(DMBIT= 0)	Odd	2	2

Table 11.3 Coefficient j, k

		Internal	Area	
	Internal R	OM, RAM	SFR	
	No wait	With wait	1 wait	2 wait
j	1	2	2	3
k	1	2	2	3
NO	TE:			

1. Depends on the set value of PM20 bit in PM2 register

11.3 DMA Enable

When a data transfer starts after setting the DMAE bit in the DMiCON register (i = 0, 1) to 1 (enabled), the DMAC operates as follows:

- (a) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is 1 (forward) or the DARi register value when the DAD bit in the DMiCON register is 1 (forward).
- (b) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to 1 again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

(1) Write 1 to bits DMAE and DMAS in DMiCON register simultaneously.

(2) Make sure that the DMAi is in an initial state as described above (a) and (b) by program.

If the DMAi is not in an initial state, the above steps should be repeated.

11.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS bit and bits DSEL3 to DSEL0 in the DMiSL register (i = 0, 1) on either channel. **Table 11.4** shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to 1 (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to 1 (enabled) when this occurred, the DMAS bit is set to 0 (DMA not requested) immediately before a data transfer starts. This bit cannot be set to 1 by program (it can only be set to 0).

The DMAS bit may be set to 1 when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to 0 after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is set to 1, a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is 0 when read by program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA Factor	DMAS Bit in the D	MiCON Register	
	Timing at which the bit is set to 1	Timing at which the bit is set to 0	
Software trigger	When the DSR bit in the DMiSL register is set to 1	Immediately before a data transfer startsWhen set by writing 0 by program	
Peripheral function	When the interrupt control register for the peripheral function that is selected by bits DSEL3 to DSEL0 and the DMS bit in the DMiSL register has its IR bit set to 1		

Table 11.4 Timi	ng at Which the DMAS Bit Changes State
-----------------	--

11.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of CPU clock), the DMAS bit on each channel is set to 1 (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. **Figure 11.6** shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in **Figure 11.6** occurs more than one time, the DAMS bit is set to 0 as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.




Figure 11.6 DMA Transfer by External Factors

12. Timers

Eight 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (three). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 12.1 and 12.2 show block diagrams of timer A and timer B configuration, respectively.




Figure 12.1 Timer A Configuration




Figure 12.2. Timer B Configuration

12.1 Timer A

Figure 12.3 shows a block diagram of the timer A. **Figures 12.4** to **12.6** show registers related to the timer A. The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use bits TMOD1 to TMOD0 in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count 000016.
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 12.3 Timer A Block Diagram





Figure 12.4 TA0MR to TA4MR Registers






3. When the two-phase pulse signal processing function is not used, set the corresponding bit to 0.

Figure 12.5 TA0 to TA4 Registers, TABSR Register, and UDF Register

RENESAS



RENESAS

12.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see **Table 12.1**). **Figure 12.7** shows TAIMR register in timer mode.

Item	Specification				
Count source	f1, f2, f8, f32, fC32				
Count operation	Decrement				
	• When the timer underflows, it reloads the reload register contents and continues counting				
Divide ratio	1/(n+1) n: set value of TAi register (i= 0 to 4) 000016 to FFFF16				
Count start condition	Set TAiS bit in the TABSR register to 1 (start counting)				
Count stop condition	Set TAiS bit to 0 (stop counting)				
Interrupt request generation timing	Timer underflow				
TAilN pin function	I/O port or gate input				
TAIOUT pin function	I/O port or pulse output				
Read from timer	Count value can be read by reading TAi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	 When counting (after 1st count source input) 				
	Value written to TAi register is written to only reload register				
	(Transferred to counter when reloaded next)				
Select function	Gate function				
	Counting can be started and stopped by an input signal to TAiIN pin				
	Pulse output function				
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.				
	When not counting, the pin outputs a low.				

Table 12.1 Specifications in Timer Mode




Figure 12.7 Timer Ai Mode Register in Timer Mode

12.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals. **Table 12.2** lists specifications in event counter mode (when not processing two-phase pulse signal). **Table 12.3** lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). **Figure 12.8** shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal with the timers A2, A3 and A4). **Figure 12.9** shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Item	Specification				
Count source	• External signals input to TAin pin (i=0 to 4) (effective edge can be selected				
	in program)				
	Timer B2 overflows or underflows,				
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,				
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows				
Count operation	Increment or decrement can be selected by external signal or program				
	• When the timer overflows or underflows, it reloads the reload register con-				
	tents and continues counting. When operating in free-running mode, the				
	timer continues counting without reloading.				
Divided ratio	1/ (FFFF16 - n + 1) for increment				
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16				
Count start condition	Set TAiS bit in the TABSR register to 1 (start counting)				
Count stop condition	Set TAiS bit to 0 (stop counting)				
Interrupt request generation timing	Timer overflow or underflow				
TAilN pin function	I/O port or count source input				
TAIOUT pin function	I/O port, pulse output, or up/down-count select input				
Read from timer	Count value can be read by reading TAi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	 When counting (after 1st count source input) 				
	Value written to TAi register is written to only reload register				
	(Transferred to counter when reloaded next)				
Select function	Free-run count function				
	Even when the timer overflows or underflows, the reload register content is				
	not reloaded to it				
	Pulse output function				
	Whenever the timer underflows or underflows, the output polarity of TAiOUT				
	pin is inverted . When not counting, the pin outputs a low.				

 Table 12.2 Specifications in Event Counter Mode (when not processing two-phase pulse signal)

	0 b4 b	b3 b2 b1 b0 0 1		nbol Address MR to TA4MR 039616 to	After Reset 0 039A16 0016	
			Bit Symbol	Bit Name	Function	RW
			TMOD0	Operation mode select bit	b1 b0	RW
			TMOD1		0 1 : Event counter mode ⁽¹⁾	RW
			MR0	Pulse output function select bit	0: Pulse is not output (TAiOUT pin functions as I/O port) 1: Pulse is output (TAiOUT pin functions as pulse output pin)	RW
			MR1	Count polarityselect bit ⁽²⁾	0: Counts external signal's falling edge 1: Counts external signal's rising edge	RW
			MR2	Up/down switching cause select bit	0: UDF register 1: Input signal to TAio∪⊤ pin ⁽³⁾	RW
		MR3	Set to 0 in event counter me	ode	RW	
			TCK0	Count operation type select bit	0: Reload type 1: Free-run type	RW
l			TCK1	Can be 0 or 1 when not usi	ng two-phase pulse signal processing	RW

- 1. During event counter mode, the count source can be selected using registers ONSF and TRGSR.
- Effective when bits TAiTGH and TAiTGL in the ONSF or TRGSR register are 002 (TAiIN pin input).
 Decrement when input on TAiOUT pin is low or increment when input on that pin is high. The port direction bit for TAiOUT pin must be set to 0 (input mode).

Figure 12.8 TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)



Table 12.3 Specifications in Event Counter Mode(when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification		
Count source	 Two-phase pulse signals input to TAiN or TAiOUT pins (i = 2 to 4) 		
Count operation	 Increment or down-count can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading. 		
Divide ratio	1/ (FFFF16 - n + 1) for increment		
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16		
Count start condition	Set TAiS bit in the TABSR register to 1 (start counting)		
Count stop condition	Set TAiS bit to 0 (stop counting)		
Interrupt request generation timing	Timer overflow or underflow		
TAilN pin function	Two-phase pulse input		
TAiout pin function	rwo-phase pulse input		
Read from timer	Count value can be read by reading timer A2, A3 or A4 register		
Write to timer	 When not counting and until the 1st count source is input after counting start Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to reload register (Transferred to counter when reloaded next) 		
Select function (Note)	 Normal processing operation (timer A2 and timer A3) The timer counts up rising edges or counts down falling edges on TAjIN pin when input signals on TAjOUT pin is "H". TAjOUT TAjOUT TAjIN (j=2,3) Increment Increment all edges Increment all edges Increment all edges Increment all edges 		
	Counter initialization by Z-phase input (timer A3)		
	The timer count value is initialized to 0 by Z-phase input.		

NOTE:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 1	Symbol TA2MR 1	Address to TA4MR 039816 to 039	After Reset A16 0016	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation made select hit	b1 b0	RW
	TMOD1	Operation mode select bit	0 1: Event counter mode	RW
	MR0	To use two-phase pulse sig	nal processing, set this bit to 0	RW
	MR1	To use two-phase pulse sig	nal processing, set this bit to 0	RW
	MR2	To use two-phase pulse sig	nal processing, set this bit to 1	RW
	MR3	To use two-phase pulse sig	gnal processing, set this bit to 0	RW
	ТСК0	Count operation type select bit	0: Reload type 1: Free-run type	RW
[TCK1	Two-phase pulse signal processing operation select bit ⁽¹⁾⁽²⁾	0: Normal processing operation 1: Multiply-by-4 processing operation	RW

If two-phase pulse signal processing is desired, following register settings are required:
 Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 Set bits TAiTGH and TAiTGL in the TRGSR register to 002 (TAiIN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 12.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



12.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to 0 by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing 000016 to the TA3 register and setting the TAZIE bit in ONSF register to 1 (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. **Figure 12.10** shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 12.10 Two-phase Pulse (A phase and B phase) and the Z Phase

12.1.3 One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See **Table 12.4**) When the trigger occurs, the timer starts up and continues operating for a given period. **Figure 12.11** shows the TAiMR register in one-shot timer mode.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Decrement		
	• When the counter reaches 000016, it stops counting after reloading a new value		
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting		
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16		
	However, the counter does not work if the divide-by-n value is set to 000016.		
Count start condition	TAiS bit in the TABSR register is set to 1 (start counting) and one of the		
	following triggers occurs.		
	 External trigger input from the TAilN pin 		
	Timer B2 overflow or underflow,		
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,		
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow		
	 The TAiOS bit in the ONSF register is set to 1 (timer starts) 		
Count stop condition	When the counter is reloaded after reaching 000016		
	TAiS bit is set to 0 (stop counting)		
Interrupt request generation timing	When the counter reaches 000016		
TAilN pin function	I/O port or trigger input		
TAIOUT pin function	I/O port or pulse output		
Read from timer	An undefined value is read by reading TAi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		
Select function	Pulse output function		
	The timer outputs a low when not counting and a high when counting.		



b7 b6 b5 b4 b3 b2 b1 b0	Symbo TA0MF	Address Address R to TA4MR 39616 to		
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1		1 0: One-shot timer mode	RW
	MR0	Pulse output function select bit	 0: Pulse is not output (TAio∪⊤ pin functions as I/O port) 1: Pulse is output (TAio∪⊤ pin functions as a pulse output pin) 	RW
	MR1	External trigger select bit ⁽¹⁾	0: Falling edge of input signal to TAilN pin ⁽²⁾ 1: Rising edge of input signal to TAilN pin ⁽²⁾	RW
	MR2	Trigger select bit	0: TAiOS bit is enabled 1: Selected by bits TAiTGH to TAiTGL	RW
	MR3	Set to 0 in one-shot timer m	ode	RW
	TCK0	. Count source select bit	^{b7 b6} О О: f1 or f2 О 1: f8	RW
	TCK1		1 0: f32 1 1: fC32	RW

Figure 12.11 TAIMR Register in One-shot Timer Mode

12.1.4 Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see **Table 12.5**). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. **Figure 12.12** shows TAiMR register in pulse width modulation mode. **Figures 12.13** and **12.14** show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Decrement (operating as an 8-bit or a 16-bit pulse width modulator)		
	The timer reloads a new value at a rising edge of PWM pulse and continues counting		
	 The timer is not affected by a trigger that occurs during counting 		
16-bit PWM	High level width n / fj n : set value of TAi register (i=o to 4)		
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)		
8-bit PWM	High level width n x (m+1) / fj n : set value of TAi register high-order address		
	Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAi register low-order address		
Count start condition	 TAiS bit in the TABSR register is set to 1 (= start counting) 		
	 The TAiS bit = 1 and external trigger input from the TAiN pin 		
	 The TAiS bit = 1 and one of the following external triggers occurs 		
	Timer B2 overflow or underflow,		
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,		
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow		
Count stop condition	TAiS bit is set to 0 (stop counting)		
Interrupt request generation timing	PWM pulse goes "L"		
TAilN pin function	I/O port or trigger input		
TAiout pin function	Pulse output		
Read from timer	An undefined value is read by reading TAi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		






Figure 12.12 TAiMR Register in Pulse Width Modulation Mode




Figure 12.13 Example of 16-bit Pulse Width Modulator Operation





Figure 12.14 Example of 8-bit Pulse Width Modulator Operation


12.2 Timer B


Figure 12.15 shows a block diagram of the timer B. Figures 12.16 and 12.17 show registers related to the timer B.

Timer B supports the following four modes. Use bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 2) to select the desired mode.


- Timer mode: The timer counts the internal count source.
- Event counter mode: The timer counts the external pulses or overflows and underflows of other timers.
- Pulse period/pulse width measurement mode: The timer measures the pulse period or pulse width of external signal.
- A/D trigger mode: The timer starts counting by one trigger until the count value becomes 000016. This mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D converter to start A/D conversion.








RENESAS





12.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally (see **Table 12.6**). **Figure 12.18** shows TBiMR register in timer mode.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Decrement		
	When the timer underflows, it reloads the reload register contents and		
	continues counting		
Divide ratio	1/(n+1) n: set value of TBi register (i= 0 to 2) 000016 to FFF16		
Count start condition	Set TBiS bit ⁽¹⁾ to 1 (start counting)		
Count stop condition	Set TBiS bit to 0 (stop counting)		
Interrupt request generation timing	Timer underflow		
TBilN pin function	I/O port		
Read from timer	Count value can be read by reading TBi register		
Write to timer	When not counting and until the 1st count source is input after counting start		
	Value written to TBi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TBi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 12.6	Specifications	in	Timer	Mode
------------	----------------	----	-------	------

NOTE:

1. Bits TB0S to TB2S are assigned to the bit 7 to bit 5 in the TABSR register.

b7 b6	b5 b4 b3 b2 b1 b0 0 0	Symbol TB0MR		ddress 89B16 to 0	After Reset 39D16 00XX00002	
		Bit Symbol	Bit Nan	ne	Function	RW
		TMOD0	Operation mode	select bit		RW
		TMOD1			0 0: Timer mode or A/D trigger mode	RW
		MR0	No effect in timer mode Can be set to 0 or 1		RW	
		MR1			RW	
MR2		1450	TB0MR register Set to 0 in timer r	node		RW
		MR2	TB1MR, TB2MR registers Nothing is assigned. If necessary, set to 0. When read, its content is undefined			
	i	MR3	When write in tim content is undefin		set to 0. When read in timer mode, its	RO
		TCK0	Count source sel	ect bit	^{b7 b6} 0 0: f1 or f2 0 1: f8	RW
L		TCK1			1 0: f32 1 1: fC32	RW



12.2.2 Event Counter Mode


In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 12.7). Figure 12.19 shows the TBiMR register in event counter mode.

Item	Specification		
	•		
Count source	• External signals input to TBIIN pin (i=0 to 2) (effective edge can be selected		
	in program)		
	 Timer Bj overflow or underflow (j=i-1, except j=2 if i=0) 		
Count operation	Decrement		
	When the timer underflows, it reloads the reload register contents and		
	continues counting		
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16		
Count start condition	Set TBiS bit ⁽¹⁾ to 1 (start counting)		
Count stop condition	Set TBiS bit to 0 (stop counting)		
Interrupt request generation timing	Timer underflow		
TBilN pin function	Count source input		
Read from timer	Count value can be read by reading TBi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TBi register is written to both reload register and counter		
	• When counting (after 1st count source input)		
	Value written to TBi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 12.7 Specifications in Event Counter Mode

NOTE:

1. Bits TB2S to TB0S are assigned to the bit 7 to bit 5 in the TABSR register.



underflow), these bits can be set to 0 or 1

2. The port direction bit for the TBilN pin must be set to 0 (= input mode).

Figure 12.19 TBiMR Register in Event Counter Mode

12.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see **Table 12.8**). **Figure 12.20** shows the TBiMR register in pulse period and pulse width measurement mode. **Figure 12.21** shows the operation timing when measuring a pulse period. **Figure 12.22** shows the operation timing when measuring a pulse width.

Table 12.8 Specifications in Pulse Period and Pulse Width Measurement Mode
--

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Increment	
	Counter value is transferred to reload register at an effective edge of mea-	
	surement pulse. The counter value is set to 000016 to continue counting.	
Count start condition	Set TBiS (i=0 to 2) bit ⁽³⁾ to 1 (start counting)	
Count stop condition	Set TBiS bit to 0 (stop counting)	
Interrupt request generation timing	When an effective edge of measurement pulse is input ⁽¹⁾	
	• Timer overflow. When an overflow occurs, MR3 bit in the TBiMR register is set to	
	1 (overflowed) simultaneously. MR3 bit is cleared to 0 (no overflow) by writing	
	to TBiMR register at the next count timing or later after MR3 bit was set to 1. At	
	this time, make sure TBiS bit is set to 1 (start counting).	
TBilN pin function	Measurement pulse input	
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ⁽²⁾	
Write to timer	Value written to TBi register is written to neither reload register nor counter	

NOTES:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is undefined until the second valid edge is input after the timer starts counting.

3. Bits TB0S to TB2S are assigned to the bit 5 to bit 7 in the TABSR register .




Figure 12.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode




Figure 12.21 Operation timing when measuring a pulse period

Count source	
Measurement pulse	"H" "L" Transfer Transfer Transfer
Reload register ← coun transfer timing	
Timing at which counter reaches 000016	
TBiS bit	
TBilC register's IR bit	
	Set to 0 upon accepting an interrupt request or by program
The MR3 bit in the TBiMR register	0
Bits T	B0S to TB2S are assigned to the bit 5 to bit 7 in the TABSR register.
i = 0 to 2	
 Timer has overflow This timing diagra 	m is for the case where bits MR1 to MR0 in the TBiMR register are 102 (measure the interval to the next rising edge and the interval from a rising edge to the next falling edge of the

Figure 12.22 Operation timing when measuring a pulse width

12.2.4 A/D Trigger Mode

A/D trigger mode is used together with simultaneous sample sweep mode or delayed trigger mode 0 of A/D conversion to start A/D conversion. It is used in timer B0 and timer B1 only. In this mode, the timer starts counting by one trigger until the count value becomes 000016. **Figure 12.23** shows the TBiMR register in A/D trigger mode and **Figure 12.24** shows the TB2SC register.

Item	Specification			
Count Source	f1, f2, f8, f32, and fC32			
Count Operation	• Decrement			
	When the timer underflows, reload register contents are reloaded before			
	stopping counting			
	• When a trigger is generated during the count operation, the count is not			
	affected			
Divide Ratio	1/(n+1) n: Setting value of TBi register (i=0,1)			
	000016-FFFF16			
Count Start Condition	When the TBiS (i=0,1) bit in the TABSR register is 1(count started),			
	TBiEN(i=0,1) in TB2SC register is 1 (A/D trigger mode) and the following			
	trigger is generated.(Selection based on bits TB2SEL in the TB2SC)			
	Timer B2 interrupt			
	Underflow of Timer B2 interrupt generation frequency counter setting			
Count Stop Condition	After the count value is 000016 and reload register contents are reloaded			
	Set the TBiS bit to 0 (count stopped)			
Interrupt Request	Timer underflows ⁽¹⁾			
Generation Timing				
TBiIN Pin Function	I/O port			
Read From Timer	Count value can be read by reading TBi register			
Write To Timer ⁽²⁾	When writing in the TBi register during count stopped.			
	Value is written to both reload register and counter			
	When writing in the TBi register during count.			
NOTES	Value is written to only reload register (Transfered to counter when reloaded next)			


Table 12.9 Specifications in A/D Trigger Mode

NOTES:

1: A/D conversion is started by the timer underflow. For details refer to 15. A/D Converter.

2: When using in delayed trigger mode 0, set the larger value than the value of the timer B0 register to the timer B1 register.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TB0MR	Address to TB1MR 039B16 to	After Reset 039C16 00XX00002	
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	0 0: Timer mode or A/D trigger mode	RW
	TMOD1		0 0. Timer mode of A/D trigger mode	RW
	MR0	Invalid in A/D trigger mode		RW
	MR1	Either 0 or 1 is enabled		RW
	MR2	TB0MR register Set to 0 in A/D trigger mode	e	RV
		TB1MR register Nothing is assigned. If nece content is undefined	essary, set to 0. When read, its	
	MR3	When write in A/D trigger m mode, its content is undefir	node, set to 0. When read in A/D trigger ned	RO
·	TCK0	Count source select bit ⁽¹⁾	^{b7 b6} О 0: f1 or f2 О 1: f8	RW
	TCK1		1 0: f32 1 1: fC32	RW






Figure 12.24 TB2SC Register in A/D Trigger Mode

12.3 Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. **Table 12.10** lists the specifications of the three-phase motor control timer function. **Figure 12.24** shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on **Figures 12.26** to **12.32**.

Item	Specification
Three-phase waveform output pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced cutoff input ⁽¹⁾	Input "L" to SD pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and \overline{V} -phase waveform control
	Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase
	level respectively
Carrier wave cycle	Triangular wave modulation: count source x (m+1) x 2
	Sawtooth wave modulation: count source x (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fC32
Three-phase PWM output width	Triangular wave modulation: count source x n x 2
	Sawtooth wave modulation: count source x n
	n: Setting value of TA4, TA1 and TA2 register (of TA4,
	TA41, TA1, TA11, TA2 and TA21 registers when setting
	the INV11 bit to 1), 1 to 65535
	Count source: f1, f2, f8, f32, fC32
Dead time	Count source x p, or no dead time
	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Eable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable
	function
	Positive and negative-phases concurrent active detect func-
	tion
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle
	basis through 15 times carrier wave cycle-to-cycle basis

 Table 12.10 Three-phase Motor Control Timer Function Specifications

NOTE:

1. When the INV02 bit in the INVC0 register is set to 1 (three-phase motor control timer function), the <u>SD</u> function of the P85/<u>SD</u> pin is enabled. At this time, the P85 pin cannot be used as a programmable I/O port. When the <u>SD</u> function is not used, apply "H" to the P85/<u>SD</u> pin.

When the IVPCR1 bit in the TB2SC register is set to 1 (enable three-phase output forced cutoff by \overline{SD} pin input), and "L" is applied to the \overline{SD} pin, the related pins enter high-impedance state regardless of the functions which are used. When the IVPCR1 bit is set to 0 (disabled three-phase output forced cutoff by \overline{SD} pin input) and "L" is applied to the \overline{SD} pin, the related pins can be selected as a programmable I/O port and the setting of the port and port direction registers are enable. Related pins: P72/CLK2/TA10UT/V/RXD1 P73/CTS2/RTS2/TA1IN/V/TXD1

P72/CLK2/TA1out/V/RXD1 P74/TA2out/W P80/TA4out/U P73/CTS2/RTS2/TA1IN/V/TXD1 P75/TA2IN/W P81/TA4IN/U




Figure 12.25 Three-phase Motor Control Timer Functions Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol INVC0	Address 034816	After Reset 0016	
	Bit Symbol	Bit Name	Function	RW
	INV00	Effective interrupt output polarity select bit ⁽³⁾	 0: ICTB2 counter is incremented by 1 on the rising edge of timer A1 reload control signal 1: ICTB2 counter is incremented by 1 on the falling edge of timer A1 reload control signal 	RW
	INV01	Effective interrupt output specification bit ^(2, 3)	0: ICTB2 counter incremented by 1 at a timer B2 underflow 1: Selected by INV00 bit	RW
	INV02	Mode select bit ⁽⁴⁾	0: Three-phase motor control timer function unused 1: Three-phase motor control timer function (5)	RW
	INV03	Output control bit ⁽⁶⁾	0: Three-phase motor control timer output disabled (5) 1: Three-phase motor control timer output enabled	RW
	INV04	Positive and negative phases concurrent output disable bit	0: Simultaneous active output enabled 1: Simultaneous active output disabled	RW
	INV05	Positive and negative phases concurrent output detect flag	0: Not detected yet 1: Already detected ⁽⁷⁾	RW
	INV06	Modulation mode select bit ⁽⁸⁾	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode ⁽⁹⁾	RW
	INV07	Software trigger select bit	Setting this bit to 1 generates a transfer trigger. If the INV06 bit is 1, a trigger for the dead time timer is also generated. The value of this bit when read is 0	RW

NOTES:

1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enable). Note also that bits INV00 to INV02, bits INV04 and INV06 can only be rewritten when timers A1, A2, A4 and B2 are idle.

2. If this bit needs to be set to 1, set any value in the ICTB2 register before writing to it.

3. Effective when the INV11 bit in the INV1 register is 1 (three-phase mode 1). If INV11 is set to 0 (three-phase mode 0), the ICTB2 counter is incremented by 1 each time the timer B2 underflows, regardless of whether the INV00 and INV01 bits are set. When setting the INV01 bit to 1, the first interrupt is generated when the timer B2 underflows n-1 times, if n is the value set in the ICTB2 counter. Subsequent interrupts are generated every n times the timer B2 underflow.

4. Setting the INV02 bit to 1 activates the dead time timer, U/V/W-phase output control circuits and ICTB2 counter.

5. When the INV02 bit is set to 1 and the INV03 bit is set to 0, Ū, U, ∇, V, ₩, W pins, including pins shared with other output functions, enter a high-impedance state. When INV03 is set to 1, U/V/W corresponding pins generate the three-phase PWM output.

6. The INV03 bit is set to 0 in the following cases:

When reset

• When positive and negative go active (INV05 = 1) simultaneously while INV04 bit is 1

• When set to 0 by program

• When input on the SD pin changes state from "H" to "L" regardless of the value of the INVCR1 bit. (The INV03 bit cannot be set to 1 when SD input is "L".) INV03 is set to 0 when both bits INV05 and INV04 are set to 1.

Item	INV06=0	INV06=1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing at which transferred from registers IDB0 to IDB1 to three-phase output shift register	Transferred only once synchronously with the transfer trigger after writing to registers IDB0 to IDB1	Transferred every transfer trigger
Timing at which dead time timer trigger is generated when INV16 bit is 0	Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse	Synchronous with the transfer trigger and the falling edge of timer A1, A2, or A4 one-shot pulse
INV13 bit	Effective when INV11 is set to 1 and INV06 is set to 0	No effect

Transfer trigger: Timer B2 underflow, write to the INV07 bit or write to the TB2 register when the INV10 bit is set to 1.

9: If the INV06 bit is set to 1, set the INV11 bit to 0 (three-phase mode 0) and set the PWCON bit to 0 (timer B2 reloaded by a timer B2 underflow)

10. When the PFCi (i = 0 to 5) bit in the PFCR register is set to 1 (three-phase PWM output), individual pins are enabled to output.

Figure 12.26 INVC0 Register



7 b6 b5 b4 b3 b2 b		Symbol INVC1	Address 034916	After Reset 0016	
	ļļ	Bit Symbol	Bit Name	Function	RW
	-	INV10	Timer A1, A2, A4 start trigger signal select bit	0: Timer B2 underflow 1: Timer B2 underflow and write to the TB2 register ⁽²⁾	RW
		INV11	Timer A1-1, A2-1, A4-1 control bit (3)	0: Three-phase mode 0 (4) 1: Three-phase mode 1	RW
		INV12	Dead time timer count source select bit	0: f1 or f2 1: f1 divided by 2 or f2 divided by 2	RW
		INV13	Carrier wave detect flag ⁽⁵⁾	0: Timer Reload control signal is set to 0 1: Timer Reload control signal is set to 1	RO
	[INV14	Output polarity control bit	0 : Output waveform "L" active 1 : Output waveform "H" active	RW
		INV15	Dead time invalid bit	0: Dead time timer enabled 1: Dead time timer disabled	RW
		INV16	Dead time timer trigger select bit	 0: Falling edge of timer A4, A1 or A2 one-shot pulse 1: Rising edge of three-phase output shift register (U, V or W phase) output⁽⁶⁾ 	RW
		(b7)	Reserved bit	Set to 0	RW

NOTES:

- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enable). Note also that this register can only be rewritten when timers A1, A2, A4 and B2 are idle.
- 2. A start trigger is generated by writing to the TB2 register only while timer B2 stops.
- 3. The effects of the INV11 bit are described in the table below.

Item	INV11=0	INV11=1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21, TA41 registers	Not Used	Used
INV00 bit, INV01 bit	Has no effect. ICTB2 counted every time timer B2 underflows regardless of whether bits INV00 and INV01 are set	Effect
INV13 bit	Has no effect	Effective when INV11 bit is 1 and INV06 bit is 0

4. If the INV06 bit is 1 (sawtooth wave modulation mode), set this bit to 0 (three-phase mode 0). Also, if the INV11 bit is 0, set the PWCON bit to 0 (timer B2 reloaded by a timer B2 underflow).

5. The INV13 bit is effective only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit is set to 1 (three-phase mode 1).

6. If all of the following conditions hold true, set the INV16 bit to 1 (dead time timer triggered by the rising edge of threephase output shift register output)

• The INV15 bit is 0 (dead time timer enabled)

• When the INV03 bit is set to 1 (three-phase motor control timer output enabled), the Dij bit and DiBj bit (i:U, V, or W, j: 0 to 1) have always different values (the positive-phase and negative-phase always output different levels during the period other than dead time).

Conversely, if either one of the above conditions holds false, set the INV16 bit to 0 (dead time timer triggered by the falling edge of one-shot pulse).

Figure 12.27 INVC1 Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol IDB0 IDB1	Address 034A16 034B16	After Reset 001111112 001111112	
	Bit Symbol	Bit Name	Function	RW
	DUi	U phase output buffer i	Write the output level 0: Active level	RW
	DUBi	Ū phase output buffer i	1: Inactive level	RW
	DVi	V phase output buffer i	When read, these bits show the three-phase output shift register value.	RW
	DVBi	\overline{V} phase output buffer i		RW
	DWi	W phase output buffer i		RW
	DWBi	\overline{W} phase output buffer i		RW
	(b7-b6)	Nothing is assigned. If nece these contents are 0	ssary, set to 0. When read,	RO

NOTE:

1. Registers IDB0 and IDB1 values are transferred to the three-phase shift register by a transfer trigger. The value written to the IDB0 register aftera transfer trigger represents the output signal of each phase, and the next value written to the IDB1 register at the falling edge of the timer A1, A2, or A4 one-shot pulse represents the output signal of each phase.

Dead Time Timer (1, 2)

b7 b0	Symbol DTT	Address 034C16	After Re Undefine		
		Function		Setting Range	RW
	Assuming the set value = n, upon a start trigger the timer st counting the count souce selected by the INV12 bit and sto after counting it n times. The positive or negative phase whichever is going from an inactive to an active level chang at the same time the dead time timer stops.			1 to 255	wo

NOTES:

1. Use MOV instruction to write to this register.

2. Effective when the INV15 bit is set to 0 (dead time timer enable). If the INV15 bit is set to 1, the dead time timer is disabled and has no effect.

Timer B2 Interrupt Occurrences Frequency Set Counter

b7 b6 b5 b4 b3	- b0	Symbol ICTB2	Address 034D16	After F Undef		
			Function		Setting Range	RW
		time timer B2 unde = n, a timer B2 into occurrence of a tir If the INV01 bit is selected by the IN = n, a timer B2 into	1 (ICTB2 counter co V00 bit), assuming errupt is generated mer B2 underflow th	the set value at every <i>n</i> th punt timing the set value at every <i>n</i> th	1 to 15	WO
		Nothing is assigne undefined.	ed. When write, set	to "0". When re	ad, the content is	
NOTE	-					

NOTE

1. Use MOV instruction to write to this register.

If the INV01 bit is set to 1, make sure the TB2S bit also is set to 0 (timer B2 count stopped) when writing to this register. If the INV01 bit is set to 0, although this register can be written even when the TB2S bit is set to 1 (timer B2 count start), do not write synchronously with a timer B2 underflow.



(b15) b7	(b8) b0 b7	b0	Symbol TA1 TA2 TA4 TA11 ^(6,7) TA21 ^(6,7) TA41 ^(6,7)	Address 038916-038816 038B16-038A16 038F16-038E16 034316-034216 034516-034416 034716-034616	After reset Undefined Undefined Undefined Undefined Undefined Undefined	
			Function		Setting Range	RW
	! <u></u>		count source and tive and negative		000016 to FFFF16	wc
2. When th	he timer Ai regis	ccessed in 16 bit unit ster is set to 000016, o write to these regist	the counter does	not operate and a tim	er Ai interrupt does	not o

Figure 12.29 TA1, TA2, TA4, TA11, TA21, and TA41 Registers



$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol TB2SC	Address 039E16	After Reset X00000002	
	Bit Symbol	Bit Name	Function	RW
	PWCON	Timer B2 reload timing switch bit (2)	0: Timer B2 underflow 1: Timer A output at odd-numbered	RW
	IVPCR1	Three-phase output port SD control bit 1 (3, 4, 7)	 0: Three-phase output forcible cutoff by SD pin input (high impedance) disabled 1: Three-phase output forcible cutoff by SD pin input (high impedance) enabled 	RW
	TB0EN	Timer B0 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode (5)	RW
· · · · · · · · · · · · · · · · · · ·	TB1EN	Timer B1 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode (5)	RW
	TB2SEL	Trigger select bit (6)	0: TB2 interrupt 1: Underflow of TB2 interrupt generation frequency setting counter [ICTB2]	RW
· · · · · · · · · · · · · · · · · · ·	(b6-b5)	Reserved bits	Set to 0	RW
L	(b7)	Nothing is assigned. If ne When read, the content is		—

1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).

2. If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer B2 underflow).

3. When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by SD pin input enabled), Set the PD85 bit to 0 (= input mode).

4. Related pins are U(P8₀), U(P8₁), V(P7₂), V(P7₃), W(P7₄), W(P7₅). When a high-level ("H") signal is applied to the SD pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, U, V, V, w, and W are exit from the high-impedance state. If a lowlevel ("L") signal is applied to the \overline{SD} pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, U, V, W, and W become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, U, V, V, W, and W are placed in a high-impedance state regardless of which function of those pins is used.

5. When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).

6. When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to 1 (three-phase motor control timer function).

7. Refer to "19.6 Digital Debounce Function" for the SD input.

The effect of SD pin input is below.

1.Case of INV03 = 1(Three-phase motor control timer output enabled)

SD pin inputs ⁽³⁾	Status of U/V/W pins	Remarks
Н	Three-phase PWM output	
L ⁽¹⁾	High impedance ⁽⁴⁾	Three-phase output forcrible cutoff
Н	Three-phase PWM output	
L ⁽¹⁾	Input/output port ⁽²⁾	
	H L ⁽¹⁾	H Three-phase PWM output L ⁽¹⁾ High impedance ⁽⁴⁾ H Three-phase PWM output

NOTES:

1. When "L" is applied to the SD pin, INV03 bit is changed to 0 at the same time.

2. The value of the port register and the port direction register becomes effective.

3. When SD function is not used, set to 0 (Input) in PD85 and pullup to "H" in SD pin from outside.

4. To leave the high-impedance state and restart the three-phase PWM signal output after the three-phase PWM signal output forced cutoff, set the IVPCR1 bit to 0 after the SD pin input level becomes high ("H").

2 Case of INV03 = 0 (Three-phase motor control timer output disabled)

2.0436 01 111005 - 0(1116			
IVPCR1 bit	$\overline{\text{SD}}$ pin inputs	Status of U/V/W pins	Remarks
1 (Three-phase output	Н	Peripheral input/output or input/output port	
forcrible cutoff enable)	L	High impedance	Three-phase output forcrible cutoff ⁽¹⁾
0 (Three-phase output	Н	Peripheral input/output or input/output port	
forcrible cutoff disable)	L	Peripheral input/output or input/output port	

NOTE:

1. The three-phase output forcrible cutoff function becomes effective if the INPCR1 bit is set to 1 (three-phase output forcrible cutoff function enable) even when the INV03 bit is 0 (three-phase motor control timer output disalbe)

Figure 12.30 TB2SC Register






Figure 12.31 TB2 Register, TRGSR Register, and TABSR Register

b7 b6 b9	5 b4 b3	le Regis	Symbol TA1MR TA2MR TA4MR	Address 039716 039816 039A16	After Reset 0016 0016 0016	
			Bit Symbol	Bit Name	Function	RV
			TMOD0	Operation mode	Set to 102 (one-shot timer mode) for the	RV
		·	TMOD1	select bit	three-phase motor control timer function	RV
			MR0	Pulse output function select bit	Set to 0 for the three-phase motor control timer function	RV
			MR1	External trigger select bit	No effect for the three-phase motor control timer function	RV
	۱ <u>ــــ</u>		MR2	Trigger select bit	Set to 1 (selected by event/trigger select register) for the three-phase motor control timer function	RV
			MR3	Set to 0 for the three-pha	se motor control timer function	RV
			TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : f8	RV
i						
T :-			TCK1		1 0 : f32 1 1 : fC32	RV
	B2 Mod	de Regi ^{b2} ^{b1} ^{b0} 0 0		Address 039D16	1 1 : fc32 After Reset 00XX00002	RV
	<u>b5 b4 b3</u>	b2 b1 b0	ster Symbol		1 1 : fc32 After Reset	RV
	<u>b5 b4 b3</u>	b2 b1 b0	Ster Symbol TB2MR	039D16	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three-	RV
	<u>b5 b4 b3</u>	b2 b1 b0	Ster Symbol TB2MR Bit Symbol	039D16 Bit Name	After Reset 00XX00002 Function	RV RV RV
	<u>b5 b4 b3</u>	b2 b1 b0	ster Symbol TB2MR Bit Symbol TMOD0	039D 16 Bit Name Operation mode select bit No effect for the three-pha	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three-phase motor control timer function ase motor control timer function.	RV RV RV
	<u>b5 b4 b3</u>	b2 b1 b0	Ster Symbol TB2MR Bit Symbol TMOD0 TMOD1	039D 16 Bit Name Operation mode select bit No effect for the three-pha	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three-phase motor control timer function	RV RV RV
	<u>b5 b4 b3</u>	b2 b1 b0	Ster Symbol TB2MR Bit Symbol TMOD0 TMOD1 MR0	039D 16 Bit Name Operation mode select bit No effect for the three-pha If necessary, set to 0. Wh	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three-phase motor control timer function ase motor control timer function.	RV RV RV RV RV RV RV
	<u>b5 b4 b3</u>	b2 b1 b0	ster Symbol TB2MR Bit Symbol TMOD0 TMOD1 MR0 MR1	039D 16 Bit Name Operation mode select bit No effect for the three-pha If necessary, set to 0. Wh Set to 0 for the three-phas	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three- phase motor control timer function ase motor control timer function. en read, the contents are undefined e motor control timer function motor control timer function, write 0. undefined	RV RV RV RV
	<u>b5 b4 b3</u>	b2 b1 b0	ster Symbol TB2MR Bit Symbol TMOD0 TMOD1 MR0 MR1 MR2	039D 16 Bit Name Operation mode select bit No effect for the three-pha If necessary, set to 0. Wh Set to 0 for the three-phas When write in three-phase	1 1 : fc32 After Reset 00XX00002 Function Set to 002 (timer mode) for the three-phase motor control timer function ase motor control timer function. en read, the contents are undefined e motor control timer function motor control timer function motor control timer function, write 0.	RV RV RV RV RV

Figure 12.32 TA1MR, TA2MR, TA4MR, and TB2MR Registers



The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to 1. When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead-time timer. **Figure 12.33** shows the example of triangular modulation waveform, and **Figure 12.34** shows the example of sawtooth modulation waveform.




Figure 12.33 Triangular Wave Modulation Operation






Figure 12.34 Sawtooth Wave Modulation Operation



12.3.1 Position-Data-Retain Function

This function is used to retain the position data synchronously with the three-phase waveform output. There are three position-data input pins for U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger") can be selected by the PDRT bit in the PDRF register. This bit selects the retain trigger to be the falling edge of each positive phase, or the rising edge of each positive phase.

12.3.1.1 Operation of the Position-data-retain Function

Figure 12.35 shows a usage example of the position-data-retain function (U phase) when the retain trigger is selected as the falling edge of the positive signal.

- (1) At the falling edge of the U-phase waveform ouput, the state at pin IDU is transferred to the PDRU bit in the PDRF register.
- (2) Until the next falling edge of the Uphase waveform output, the above value is retained.




Figure 12.35 Usage Example of Position-data-retain Function (U phase)



12.3.1.2 Position-data-retain Function Control Register

Figure 12.36 shows the structure of the position-data-retain function contol register.




Figure 12.36 PDRF Register

12.3.1.2.1 W-phase Position Data Retain Bit (PDRW)

This bit is used to retain the input level at pin IDW.

12.3.1.2.2 V-phase Position Data Retain Bit (PDRV)

This bit is used to retain the input level at pin IDV.

12.3.1.2.3 U-phase Position Data Retain Bit (PDRU)

This bit is used to retain the input level at pin IDU.

12.3.1.2.4 Retain-trigger Polarity Select Bit (PDRT)

This bit is used to select the trigger polarity to retain the position data. When this bit is set to 0, the rising edge of each positive phase selected. When this bit is set to 1, the falling edge of each pocitive phase selected.



12.3.2 Three-phase/Port Output Switch Function

When the INVC03 bit in the INVC0 register set to 1 (Timer output enabled for three-phase motor control) and setting the PFCi (i=0 to 5) in the PFCR register to 0 (I/O port), the three-phase PWM output pin (U, \overline{U} , V, \overline{V} , W and \overline{W}) functions as I/O port. Each bit of the PFCi bits (i=0 to 5) is applicable for each one of three-phase PWM output pins. **Figure 12.37** shows the example of three-phase/port output switch function. **Figure 12.38** shows the PFCR register and the three-phase protect control register.




Figure 12.37 Usage Example of Three-phse/Port Output Switch Function






Figure 12.38 PFCR Register, and TPRC Register



13. Timer S

The Timer S (Input Capture/Output Compare : here after, Timer S is referred to as "IC/OC".) is a high-performance I/O port for time measurement and waveform generation.

The IC/OC has one 16-bit base timer for free-running operation and eight 16-bit registers for time measurement and waveform generation.

Table 13.1 lists functions and channels of the IC/OC.

Table 13.1	IC/OC Functions a	nd Channels
------------	-------------------	-------------

Function		Description
Time measurement ⁽¹⁾		8 channels
	Digital filter	8 channels
	Trigger input prescaler	2 channels
	Trigger input gate	2 channels
Wa	aveform generation ⁽¹⁾	8 channels
	Single-phase waveform output	Available
	Phase-delayed waveform output	Available
	Set/Reset waveform output	Available

NOTE:

1. The time measurement function and the waveform generating function share a pin.

The time measurement function or waveform generating function can be selected for each channel.








Figure 13.1 IC/OC Block Diagram

Figures 13.2 to **13.10** show registers associated with the IC/OC base timer, the time measurement function, and the waveform generating function.





Figure 13.2 G1BT and G1BCR0 Registers










Figure 13.4 G1BTRR Register





Time Measurement Control Register j (j=0 to 7) b6 b5 b4 b3 b2 b1 b0 b7 Symbol Address After Reset G1TMCR0 to G1TMCR3 031816, 031916, 031A16, 031B16 0016 G1TMCR4 to G1TMCR7 031C16, 031D16, 031E16, 031F16 0016 Bit RW Bit Name Function Symbol b1 b0 CTS0 RW 0 0: No time measurement Time measurement 0 1: Rising edge trigger select bit 1 0: Falling edge CTS1 RW 1 1: Both edges b3 b2 DF0 RW 0 0: No digital filter Digital filter function 0 1: Do not set to this value select bit 1 0: fbt1 DF1 RW 1 1: f1 or f2⁽¹⁾ Gate function 0: Gate function is not used GT RW select bit (2) 1: Gate function is used 0: Not cleared Gate function clear GOC 1: The gate is cleared when the base RW select bit (2, 3, 4) timer matches the G1POk register The gate is cleared by setting the Gate function clear GSC RW bit (2, 3) GSC bit to 1 Prescaler function 0: Not used PR RW select bit (2) 1: Used NOTES: 1. When the PCLK0 bit in the PCLKR register is set to 0, the count source is f2 cycles. And when the PCLK0 bit is set to 1, the count source is f1 cycles. 2. These bits are in registers G1TMCR6 and G1TMCR7. Set all bits 4 to 7 in registers G1TMCR0 to G1TMCR5 to 0. 3. These bits are enabled when the GT bit is set to 1. 4. The GOC bit is set to 0 after the gate function is cleared. See Figure 13.7 for details on the G1POk register (k=4 when j=6 and k=5 when j=7). Time Measurement Prescale Register j (j=6,7)⁽¹⁾ Symbol Address After Reset G1TPR6 to G1TPR7 032416, 032516 0016 Function Setting Range RW As the setting value is n, time is measured when-RW 0016 to FF16 ever a trigger input is counted by n+1 ⁽²⁾ NOTES: 1. The G1TPR6 to G1TPR7 registers reflect the base timer value, synchronizing with the count source fBT1 cycles. 2. The first prescaler, after the PR bit in the G1TMCRj register is changed from 0 (not used) to 1 (used), may be divided by n, rather than n+1. The subsequent prescaler is divided by n+1.


Figure 13.5 G1TMCR0 to G1TMCR7 Registers, and G1TPR6 to G1TPR7 Registers


r) (b	B D)b7	b0	G1TM3	Address to G1TM2 030116-030016, to G1TM5 030716-030616, to G1TM7 030D16-030C16,	030916-030816	030B16-030A16 Indeter	minte minte
		Γ		Function		Setting Range	RW
				e timer value is stored eve ment timing	ry		RO
			Symb G1PC	OCR0 to G1POCR3 03	(j=0 to 7) dress 1016, 031116, 03 1416, 031516, 03	After R 31216, 031316 0X00 >	(X002
			Bit Symbol	Bit Name		Function	RW
			MOD0	Operating mode	01: SR wav	vaveform output mode eform output mode ⁽¹⁾ delayed waveform	RW
			MOD1	select bit	output r	node set to this value	RW
	ļ		(b3-b2)	Nothing is assigned. If I When read, their conten			-
			IVL	Output initial value select bit ⁽⁴⁾		t as a default value t as a default value	RW
			RLD	G1POj register value reload timing select bit	value is w 1: Reloads t	he G1POj register when vritten he G1POj register when timer is reset	RW
			(b6)	Nothing is assigned. If When read, its content i		t to 0.	-
			INV	Inverse output function select bit ⁽²⁾	0: Output is 1: Output is	not inversed inversed	RW
corr prov 2. The to 1 prov 3. In th cha 4. To p	setting espond vide way inverse , and "H vided by ne SR w nnel (ne provide	ing odd ch veform out output fur signal is v setting it t vaveform c ext channe either "H"	annel (nex put. Odd nction is th provided to 1. output moo l after the or "L" sign	even channels. In SR way t channel after an even c channels provide no wave le final step in waveform g a default output by setting de, set not only the even c even channel). al output set in the IVL bit inction) and IFEj bit in the 0	hannel) are ig eform output. generating pro- the IVL bit to channel but als c, set the FSC	nored. Even channels becess. When the INV bit i 0, and an "L" signal is so the correspoinding ev j bit in the G1FS register	s set en to 0

Figure 13.6 G1TM0 to G1TM7 Registers, and G1POCR0 to G1POCR7 Registers












Figure 13.9 G1IR Register



b6 b5 b4 b3 b2 b1 b0	Symb G1IE		After Reset 00 ₁₆	
	Bit Symbol	Bit Name	Function	RV
	G1IE00	Interrupt enable 0, CH0	0 : IC/OC interrupt 0 request disable 1 : IC/OC interrupt 0 request enable	RV
· · · · · · · · · · · · · · · · · · ·	G1IE01	Interrupt enable 0, CH1		RV
L	G1IE02	Interrupt enable 0, CH2		RV
	G1IE03	Interrupt enable 0, CH3		RV
	G1IE04	Interrupt enable 0, CH4		RV
L	G1IE05	Interrupt enable 0, CH5		RV
L	G1IE06	Interrupt enable 0, CH6		RV
terrupt Enable R	G1IE07	Interrupt enable 0, CH7		RV
terrupt Enable R		r 1 pol Address	After Reset 0016	RV
	egiste	r 1 pol Address		
	Symt G1IE	r 1 pol Address 1 033216	0016	RW
	Symt G1IE Symbol	r 1 pol Address 1 033216 Bit Name	0016 Function 0 : IC/OC interrupt 1 request disable	RW
	Symt G1IE Symbol G1IE10	r 1 pol Address 1 033216 Bit Name Interrupt enable 1, CH0	0016 Function 0 : IC/OC interrupt 1 request disable	RW RV RV
	Symt G1IE Symbol G1IE10 G1IE11	r 1 pol Address 1 033216 Bit Name Interrupt enable 1, CH0 Interrupt enable 1, CH1	0016 Function 0 : IC/OC interrupt 1 request disable	RV RV RV RV RV
	Symbol G1IE10 G1IE11 G1IE12	r 1 pol Address 1 033216 Bit Name Interrupt enable 1, CH0 Interrupt enable 1, CH1 Interrupt enable 1, CH2	0016 Function 0 : IC/OC interrupt 1 request disable	RV RV RV RV
	Symb G1IE Symbol G1IE10 G1IE11 G1IE12 G1IE13	r 1 bol Address 1 033216 Bit Name Interrupt enable 1, CH0 Interrupt enable 1, CH1 Interrupt enable 1, CH2 Interrupt enable 1, CH3	0016 Function 0 : IC/OC interrupt 1 request disable	RW RV RV RV RV
	Symbol G1IE10 G1IE11 G1IE12 G1IE13 G1IE14	r 1 Dol Address 1 033216 Bit Name Interrupt enable 1, CH0 Interrupt enable 1, CH1 Interrupt enable 1, CH2 Interrupt enable 1, CH3 Interrupt enable 1, CH3	0016 Function 0 : IC/OC interrupt 1 request disable	RV RV RV

Figure 13.10 G1IE0 and G1IE1 Registers



13.1 Base Timer

The base timer is a free-running counter that counts an internally generated count source.

Table 13.2 lists specifications of the base timer. Table 13.3 shows registers associated with the base timer. Figure 13.11 shows a block diagram of the base timer. Figure 13.12 shows an example of the base timer in counter increment mode. Figure 13.13 shows an example of the base timer in counter increment/decrement mode. Figure 13.14 shows an example of two-phase pulse signal processing mode.

Item	Specification		
Count source(fBT1)	f1 or f2 divided by <i>(n+1)</i> , two-phase pulse input divided by <i>(n+1)</i> n: determined by the DIV7 to DIV0 bits in the G1DV register. n=0 to 255 However, no division when n=0		
Counting operation	The base timer increments the counter value The base timer increments/decrements the counter value Two-phase pulse signal processing		
Count start condition	The BTS bit in the G1BCR1 register is set to 1 (base timer starts counting)		
Count stop condition	The BTS bit in the G1BCR1 register is set to 0 (base timer reset)		
Base timer reset condition	 (1) The value of the base timer matches the value of the G1BTRR register (2) The value of the base timer matches the value of G1PO0 register. (3) Apply a low-level signal ("L") to external interrupt pin, INT1 pin 		
Value for base timer reset	000016		
Interrupt request	The base timer interrupt request is generated: (1) When the bit 14 or bit 15 in the base timer overflows (2) The value of the base timer value matches the value of the base timer reset register		
Read from timer	 The G1BT register indicates a counter value while the base timer is running The G1BT register is undefined when the base timer is reset 		
Write to timer	When a value is written while the base timer is running, the timer counter immediately starts counting from this value. No value can be written while the base timer is reset.		
Selectable function	• Counter increment/decrement mode The base timer starts counting from 000016. After incrementing to FFFF16, the timer counter is then decremented back to 000016. The base timer increments the counter value again when the timer counter reaches 000016. (See Figure 13.13)		
	 Two-phase pulse processing mode Two-phase pulse signals from pins P80 and P81 are counted (See Figure 13.14) 		
	The timer increments a counter on all edges The timer decrements a counter on all edges		

Table 13.2	Base Timer	Specifications
------------	------------	----------------




Figure 13.11 Base Timer Block Diagram

Table 13.3 Base Timer Associated Register Settings (Time Measurement Function, Waveform)
Generation Function, Communication Function)

Register	Bit	Function
G1BCR0	BCK1 to BCK0	Select a count source
	RST4	Select base timer reset timing
	IT	Select the base timer overflow
G1BCR1	RST2 to RST1	Select base timer reset timing
	BTS	Used to start the base timer
	UD1 to UD0	Select how to count
G1BT	-	Read or write base timer value
G1DV	-	Divide ratio of a count source

Set the following registers to set the RST1 bit to 1 (base timer reset by matching the base timer with the G1PO0 register)

G1POCR0	MOD1 to MOD0	Set to 002 (single-phase waveform output mode)
G1PO0	-	Set reset cycle
G1FS	FSC0	Set to 0 (waveform generating function)
G1FE	IFE0	Set to 1 (channel operation start)




Figure 13.12 Counter Increment Mode




Figure 13.13 Counter Increment/Decrement Mode




Figure 13.14 Base Timer Operation in Two-phase Pulse Signal Processing Mode

13.1.1 Base Timer Reset Register(G1BTRR)

The G1BTRR register provides the capability to reset the base timer when the base timer count value matches the value stored in the G1BTRR register. The G1BTRR register is enabled by the RST4 bit in the G1BCR0 register. This function is identical in operation to the G1PO0 base timer reset that is enabled by the RST1 bit in the G1BCR0 register. If the free-running operation is not selected, the channel 0 can be used for a waveform generation when the base timer is reset by the G1BTRR register. Do not enable bits RST1 and RST4 simultaneously.




Figure 13.15 Base Timer Reset operation by Base Timer Reset Register




Figure 13.16 Base Timer Reset operation by G1PO0 register

RST2	
Base timer	<u>(m - 2 (m - 1) m (m + 1)000016</u> 000116
P83/INT1	
NOTE: 1. INT1 Base Timer reset does	s not generate a Base Timer interrupt. INT1 may generate an interrupt if enabled.

13.2 Interrupt Operation

The IC/OC interrupt contains several request causes. **Figure 13.18** shows the IC/OC interrupt block diagram and **Table 13.4** shows the IC/OC interrupt assignation.

When either the base timer reset request or base timer overflow request is generated, the IR bit in the BTIC register corresponding to the IC/OC base timer interrupt is set to 1 (with an interrupt request). Also when an interrupt request in each eight channels (channel i) is generated, the bit i in the G1IR register is set to 1 (with an interrupt request). At this time, if the bit i in the G1IE0 register is 1 (IC/OC interrupt 0 request enabled), the IR bit in the ICOC0IC register corresponding to the IC/OC interrupt 1 is set to 1 (with an interrupt request). And if the bit i in the G1IE1 register is 1 (IC/OC interrupt 1 request enabled), the IR bit in the G1IE1 register is 1 (IC/OC interrupt 1 request enabled), the IR bit in the ICOC0IC register corresponding to the IC/OC interrupt 1 request enabled).

Additionally, because each bit in the G1IR register is not automatically set to 0 even if the interrupt is acknowledged, set to 0 by program. If these bits are left as 1, all IC/OC channel interrupt causes, which are generated after setting the IR bit to 1, will be disabled.




Figure 13.18 IC/OC Interrupt and DMA request generation

Table 13.4 Interrupt Assignment

Interrupt	Interrupt control register
IC/OC base timer interrupt	BTIC(004716)
IC/OC interrupt 0	ICOC0IC(004516)
IC/OC interrupt 1	ICOC0IC(004616)

13.3 DMA Support

Each of the interrupt sources - the eight IC/OC channel interrupts and the one Base Timer interrupt - are capable of generating a DMA request.

13.4 Time Measurement Function

In synchronization with an external trigger input, the value of the base timer is stored into the G1TMj register (j=0 to 7). **Table 13.5** shows specifications of the time measurement function. **Table 13.6** shows register settings associated with the time measurement function. **Figures 13.19** and **13.20** display operational timing of the time measurement function. **Figure 13.21** shows operational timing of the prescaler function.

Item	Specification
Measurement channel	Channels 0 to 7
Selecting trigger input polarity	Rising edge, falling edge, both edges of the INPC1j pin $^{(1)}$
Measurement start condition	The IFEj bit in the G1FE register should be set to 1 (channels j function enabled) when the FSCj bit (j=0 to 7) in the G1FS register is set to 1 (time measurement function selected).
Measurement stop condition	The IFEj bit should be set to 0 (channel j function disabled)
Time measurement timing	•No prescaler : every time a trigger signal is applied •Prescaler (for channel 6 and channel 7):
	every <i>G1TPRk (k=6,7) register value +1</i> times a trigger signal is applied
Interrupt request generation timing	The G1IRi bit (i=0 to 7) in the interrupt request register (See Figure 13.9) is set to 1 at time measurement timing
INPC1j pin function ⁽¹⁾	Trigger input pin
Selectable function	 Digital filter function The digital filter samples a trigger input signal level every f1, f2 or fBT1 cycles and passes pulse signal matching trigger input signal level three times Prescaler function (for channel 6 and channel 7) Time measurement is executed every <i>G1TPRk register value +1</i> times a trigger signal is applied Cate function (for channel 6 and channel 7)
	 Gate function (for channel 6 and channel 7) After time measurement by the first trigger input, trigger input cannot be accepted. However, while the GOC bit in the G1TMCRk register is set to 1 (gate cleared by matching the base timer with the G1POp register (p=4 when k=6, p=5 when k=7)), trigger input can be accepted again by matching the base timer value with the G1POp register setting Digital Debounce function (for channel7) See 13.6.2 Digital Debounce Function for P17/INT5/INPC17 and 19.6 Digital Debounce Function for details

Table 13.5 Time	Measurement	Function	Specifications

NOTE:

1. The INPC10 to INPC17 pins

Register	Bit	Function
G1TMCRj	CTS1 to CTS0	Select time measurement trigger
	DF1 to DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of prescaler
G1FS	FSCj	Set to 1 (time measurement function)
G1FE	IFEj	Set to 1 (channel j function enabled)

Table 13.6 Register Settings Associated with the Time Measurement Function

j = 0 to 7 k = 6, 7

Bit configurations and function varys with channels used.

Registers associated with the time measurement function must be set after setting registers associated with the base timer.





Figure 13.19 Time Measurement Function (1)

	lecting the rising edge as a timer measurement trigger S1 and CTS0 in the G1TMCRj register (j=0 to 7)=012)
fBT1	
Base timer	<u></u>
INPC1j pin ir trigger signa passing the o filter	lafter
G1IRj bit ⁽¹⁾	Delayed by 1 clock write 0 by program if setting to 0
G1TMj regis	
	IS : Bits in the G1IR register. nput pulse applied to the INPC1j pin requires 1.5 fBT1 clock cycles or more.
	ecting both edges as a timer measurement trigger S1 and CTS0 = 112)
fBT1	
Base timer	<u> </u>
INPC1j pin in trigger signa passing the filter	
G1IRj bit ⁽¹⁾	write 0 by progra if setting to 0
G1TMj register (2)	n x n+2 x n+5 x n+8 x n+12
2. N	IS : Bits in the G1IR register. No interrupt is generated if the MCU receives a trigger signal when the G1IRj bit is set to 1. However, the value of the G1TMj register is updated.
(c) Trigger si (Bits DF1	gnal when using digital filter I to DF0 in the G1TMCRj register =102 or 112)
f1 or f2 or fBT1 ⁽¹⁾	
INPC1j pin	Maximum 3.5 f1 or f2 or fBT1
Trigger signa passing the filter	al after Signals, which do not match 3 digital times, are stripped off The trigger signal is delayed
	by the digital filter
NOTE 1. f	: BT1 when bits DF1 to DF0 are set to 10₂, and f1 or f2 when set to 11₂.






Figure 13.21 Prescaler Function and Gate Function

13.5 Waveform Generating Function

Waveforms are generated when the base timer value matches the G1POj (j=0 to 7) register value.

The waveform generating function has the following three modes :

- Single-phase waveform output mode
- Phase-delayed waveform output mode
- · Set/Reset waveform output (SR waveform output) mode

Table 13.7 lists registers associated with the waveform generating function.

Table 13.7 Registers	Related to the	Waveform	Generating	Function Settings
Table 13.7 Registers	Related to the		Generating	r unction bettings

Register	Bit	Function
G1POCRj	MOD1 to MOD0	Select output waveform mode
-	IVL	Select default value
-	RLD	Select G1POj register value reload timing
-	INV	Select inverse output
G1POj	-	Select timing to output waveform inverted
G1FS	FSCj	Set to 0 (waveform generating function)
G1FE	IFEj	Set to 1 (enables function on channel j)
G1FS	,	Set to 0 (waveform generating function)

j = 0 to 7

Bit configurations and functions vary with channels used.

Registers associated with the waveform generating function must be set after setting registers associated with the base timer.



13.5.1 Single-Phase Waveform Output Mode

Output signal level of the OUTC1j pin becomes high ("H") when the INV bit in the G1POCRj (j=0 to 7) register is set to 0(output is not reversed) and the base timer value matches the G1POj (j=0 to 7) register value. The "H" signal switches to a low-level ("L") signal when the base timer reaches 000016. **Table 13.8** lists specifications of single-phase waveform mode. **Figure 13.22** lists an example of single-phase waveform mode operation.

Item	Specification
Output waveform	Free-running operation
	(bits RST1, RST2, and RST4 of registers G1BCR1 and G1BCR0 are set to 0
	(no reset))
	Cycle : <u>65536</u> fBT1
	Default output level width :
	Inverse level width : 65536-m fBT1
	• The base timer is cleared to 000016 by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to 1, and RST4 and RST2 bits to 0), or
	(b) G1BTRR register (enabled by setting RST4 bit to 1, and RST2 and RST1 bits to 0)
	Cycle :
	Default output level width :
	Inverse level width <u>n+2-m</u> fBT1
	m : setting value of the G1POj register (j=0 to 7), 000116 to FFFD16
	n : setting value of the G1PO0 register or the G1BTRR register, 000116 to FFFD16
Waveform output start condition	The IFEj bit in the G1FE register is set to 1 (channel j function enabled)
Waveform output stop condition	The IFEj bit is set to 0 (channel j function disabled)
Interrupt request	The G1IRj bit in the G1IR register is set to 1 when the base timer value
	matches the G1POj register value (See Figure 13.22)
OUTC1j pin ⁽¹⁾	Pulse signal output pin
Selectable function	Default value set function: Set starting waveform output level
	Inverse output function: Waveform output signal is inversed and provided from the OUTC1j pin

NOTE:

1. Pins OUTC10 to OUTC17.






Figure 13.22 Single-phase Waveform Output Mode

13.5.2 Phase-Delayed Waveform Output Mode

Output signal level of the OUTC1j pin is inversed every time the base timer value matches the G1POj register value (j=0 to 7). **Table 13.9** lists specifications of phase-delayed waveform mode. **Figure 13.23** shows an example of phase-delayed waveform mode operation.

Item	Specification
Output waveform	Free-running operation
	(bits RST1, RST2, and RST4 in registers G1BCR1 and G1BCR0 are set to 0
	(no reset))
	Cycle : 65536 x 2 fBT1
	"H" and "L" width : <u>65536</u> fBT1
	• The base timer is cleared to 000016 by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to 1, and bits RST4 and RST2 to 0), or
	(b) G1BTRR register (enabled by setting RST4 bit to 1, and bits RST2 and RST1 to 0)
	Cycle : <u>2(n+2)</u> fBT1
	"H" and "L" width :fBT1
	n : setting value of either G1PO0 register or G1BTRR register
Waveform output start condition	The IFEj bit in the G1FE register is set to 1 (channel j function enabled)
Waveform output stop condition	The IFEj bit is set to 0 (channel j function disabled)
Interrupt request	The G1IRj bit in the interrupt request register is set to 1 when the base timer
	value matches the G1POj register value. (See Figure 13.23)
OUTC1j pin ⁽¹⁾	Pulse signal output pin
Selectable function	Default value set function: Set starting waveform output level
	Inverse output function : Waveform output signal is inversed and provided
	from the OUTC1j pin

Table 13.9 Phase-delayed Waveform Output Mode Specifications
--

NOTE:

1. Pins OUTC10 to OUTC17.






Figure 13.23 Phase-delayed Waveform Output Mode

13.5.3 Set/Reset Waveform Output (SR Waveform Output) Mode

Output signal level of the OUTC1j pin becomes high ("H") when the INV bit in the G1POCRi (i=0 to 7) is set to 0 (output is not reversed) and the base timer value matches the G1POj register value (j=0, 2, 4, 6). The "H" signal switches to a low-level ("L") signal when the base timer value matches the G1POk (k=j+1) register value. **Table 13.10** lists specifications of SR waveform mode. **Figure 13.24** shows an example of the SR waveform mode operation.

Item	Specification
Output waveform	Free-running operation
	(the RST1, RTS2, and RST4 bits of the G1BCR1 and G1BCR0 registers are set
	to 0 (no reset))
	Cycle <u>: 65536</u> fBT1
	Inverse level width ⁽¹⁾ :
	• The base timer is cleared to 000016 by matching the base timer with either
	following register
	(a) G1PO0 register (enabled by setting RST1 bit to 1, and bits RST4 and RST2 to 0) ⁽²⁾ , or
	(b) G1BTRR register (enabled by setting RST4 bit to 1, and bits RST2 and RST1 to 0)
	Cycle :
	Inverse level width ⁽¹⁾ :fBT1
	m : setting value of the G1POj register(j=0, 2, 4, 6)
	n : setting value of the G1POk register (k=j+1)
	p : setting value of the G1PO0 register or G1BTRR register
	value range of m, n, p: 000116 to FFFD16
Waveform output start condition	Bits IFEj and IFEk in the G1FE register is set to 1 (channel j function enabled)
Waveform output stop condition	Bits IFEj and IFEk are set to 0 (channel j function disabled)
Interrupt request	The G1IRj bit in the G1IR register is set to 1 when the base timer value
	matches the G1POj register value.
	The G1IRk bit in the interrupt request register is set to 1 when the base timer
	value matches the G1POk register value (See Figure 13.24)
OUTC1j pin ⁽³⁾	Pulse signal output pin
Selectable function	Default value set function : Set starting waveform output level
	Inverse output function: Waveform output signal is inversed and provided
	from the OUTC1j pin

NOTES:

- 1. The odd channel's waveform generating register must have greater value than the even channel's.
- 2. When the G1PO0 register resets the base timer, the channel 0 and channel 1 SR waveform generating functions are not available.
- 3. Pins OUTC10, OUTC12, OUTC14, OUTC16.




Figure 13.24 Set/Reset Waveform Output Mode

13.6 I/O Port Function Select

The value in the G1FE and G1FS registers decides which IC/OC pin to be an input or output pin. In SR waveform generating mode, two channels, a set of even channel and odd channel, are used every output waveform, however, the waveform is output from an even channel only. In this case, the corresponding pin to the odd channel can be used as an I/O port.

Pin	IFE	FSC	MOD1	MOD0	Port Direction	Port Data
P27/INPC17/	0	X	X	Х	Determined by PD27	P27
OUTC17	1	1	Х	Х	Determined by PD27, Input to INPC17 is always active	P27 or INPC17
	1	0	0	0	Single-phase Waveform Output	OUTC17
	1	0	0	1	Determined by PD27, SR waveform output mode	P27
	1	0	1	0	Phase-delayed Waveform Output	OUTC17
P26/INPC16/	0	Х	Х	Х	Determined by PD26	P26
OUTC16	1	1	х	х	Determined by PD26, Input to INPC16 is always active	P26 or INPC16
	1	0	0	0	Single-phase Waveform Output	OUTC16
	1	0	0	1	SR Waveform Output	OUTC16
	1	0	1	0	Phase-delayed Waveform Output	OUTC16
P25/INPC15/	0	Х	Х	Х	Determined by PD25	P25
OUTC1₅	1	1	Х	Х	Determined by PD25, Input to INPC15 is always active	P25 or INPC15
ľ	1	0	0	0	Single-phase Waveform Output	OUTC1₅
ľ	1	0	0	1	Determined by PD25, SR Waveform Output mode	P25
ľ	1	0	1	0	Phase-delayed Waveform Output	OUTC1₅
P24/INPC14/	0	Х	Х	Х	Determined by PD24	P24
OUTC1₄	1	1	Х	Х	Determined by PD24, Input to INPC14 is always active	P24 or INPC14
-	1	0	0	0	Single-phase Waveform Output	OUTC14
-	1	0	0	1	SR Waveform Output	OUTC14
-	1	0	1	0	Phase-delayed Waveform Output	OUTC14
P23/INPC13/	0	Х	Х	Х	Determined by PD2 ₃	P23
OUTC1₃	1	1	Х	Х	Determined by PD23, Input to INPC13 is always active	P23 or INPC13
	1	0	0	0	Single-phase Waveform Output	OUTC1 ₃
	1	0	0	1	Determined by PD23, SR waveform output mode	P23
	1	0	1	0	Phase-delayed Waveform Output	OUTC1 ₃
P22/INPC12/	0	Х	Х	Х	Determined by PD22	P22
OUTC12	1	1	Х	Х	Determined by PD22, Input to INPC12 is always active	P22 or INPC12
	1	0	0	0	Single-phase Waveform Output	OUTC12
	1	0	0	1	SR Waveform Output	OUTC12
	1	0	1	0	Phase-delayed Waveform Output	OUTC12
P21/INPC11/	0	Х	Х	Х	Determined by PD21	P21
OUTC11	1	1	Х	Х	Determined by PD21, Input to INPC11 is always active	P21 or INPC11
ľ	1	0	0	0	Single-phase Waveform Output	OUTC11
- F	1	0	0	1	Determined by PD21, SR waveform output mode	P21
- F	1	0	1	0	Phase-delayed Waveform Output	OUTC11
P20/INPC10/	0	Х	Х	Х	Determined by PD20	P20
OUTC10	1	1	Х	Х	Determined by PD20, Input to INPC10 is always active	P20 or INPC10
ļ	1	0	0	0	Single-phase Waveform Output	OUTC10
ľ	1	0	0	1	SR Waveform Output	OUTC1 ₀
F	1	0	1	0	Phase-delayed Waveform Output	OUTC10

Table 13.11 Pin setting for Time Measurement and Waveform Generating Functions

IFE: IFEj (j=0 to 7) bits in the G1FE register.

FSC: FSCj (j=0 to 7) bits in the G1FS register.

MOD2 to MOD1: Bits in the G1POCRj (j=0 to 7) register.



13.6.1 INPC17 Alternate Input Pin Selection

The input capture pin for IC/OC channel 7 can be assigned to one of two package pins. The CH7INSEL bit in the G1BCR0 register selects IC/OC INPC17 from P27/OUTC17/INPC17 or P17/INT5/INPC17/IDU.

13.6.2 Digital Debounce Function for Pin P17/INT5/INPC17

The INT5/INPC17 input from the P17/INT5/INPC17/IDU pin has an effective digital debounce function against a noise rejection. Refer to **19.6 Digital Debounce function** for this detail.



14. Serial I/O

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

14.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 14.1 shows the block diagram of UARTi. **Figures 14.2** and **14.3** shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C bus mode): UART2
- Special mode 2: UART2
- Special mode 3 (Bus collision detection function, IEBus mode): UART2
- Special mode 4 (SIM mode): UART2

Figures 14.4 to 14.9 show the UARTi-related registers.

Refer to tables listing each mode for register setting.






Figure 14.1 Block diagram of UARTi (i = 0 to 2)




Figure 14.2 Block diagram of UARTi (i = 0, 1) transmit/receive unit







Figure 14.3 Block diagram of UART2 transmit/receive unit





b7 b6 b5 b4 b 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 b2 b1 b0		Symbol Addres U0MR, U1MR 03A016	s After Reset 6, 03A816 0016	
		Bit Symbol	Bit Name	Function	RV
		SMD0	Serial I/O mode select bit	b2 b1 b0 0 0 0 : Serial I/O disabled	RV
		SMD1		0 0 1 : Clock synchronous serial I/O mode 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long	RV
		SMD2		1 1 0 : UART mode transfer data 9 bit long Do not set the value other than the above	RV
		CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock ⁽¹⁾	RV
		STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RV
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RV
L		PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RV
2. To receiv IART2 Tran	e data, set ti	he corresp	Reserve bit ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address	Set to 0 o 0 (input mode). each RxDi pin to 0.	RV
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp	ction bit for each CLKi pin to bonding port direction bit for de Register	Set to 0 o 0 (input mode). each RxDi pin to 0.	
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp eive Mo Bit	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816	Set to 0 D (input mode). each RxDi pin to 0. After Reset 0016 Function b2 b1 b0 0 0 0 : Serial I/O disabled	R
1. Set the co 2. To receiv	e data, set ti smit/rece	g port dire he corresp tive Mo Bit Symbol	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function	R\
1. Set the co 2. To receiv	e data, set ti smit/rece	port dire he corresp tive Mo Bit Symbol SMD0	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 D (input mode). each RxDi pin to 0. After Reset 0016 Function ^{b2b1b0} 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I ² C bus mode(3)	RV RV R\ R\ R\
1. Set the co 2. To receiv	e data, set ti smit/rece	port dire he corresp ive Mo Bit Symbol SMD0 SMD1	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I/2C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 9 bits long 1 0 : UART mode transfer data 9 bits long	R\ R\ R\ R\
1. Set the co 2. To receiv	re data, set ti	g port dire he corresp sive Mo Bit Symbol SMD0 SMD1 SMD2	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I ² C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 9 bits long Do not set the value other than the above 0 : Internal clock	R\ R\ R\ R\ R\
1. Set the co 2. To receiv	re data, set ti	port dire he corresp eive Mo Bit Symbol SMD0 SMD1 SMD2 CKDIR	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock select bit	Set to 0 Set to 0 O (input mode). each RxDi pin to 0. After Reset 0016 Function b2b1b0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : I/2C bus mode(3) 1 0 0 : UART mode transfer data 7 bit long 1 0 1 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 8 bit long 1 1 0 : UART mode transfer data 8 bit long Do not set the value other than the above 0 : Internal clock 1 : External clock (1) 0 : One stop bit	R) R) R)
1. Set the co 2. To receiv	re data, set ti	sive Mo Bit Symbol SMD1 SMD2 CKDIR STPS	ction bit for each CLKi pin to bonding port direction bit for de Register Symbol Address U2MR 037816 Bit Name Serial I/O mode select bit (2) Internal/external clock select bit Stop bit length select bit	Set to 0 Set	

Figure 14.5 U0MR to U2MR Registers



b7 b6 b5 b4 b3 b2 b1 b0		mbol Address C0 to U2C0 03A416, 03/	After Reset AC16, 037C16 000010002	
	Bit Symbol	Bit Name	Function	RW
	CLK0	BRG count source select bit ⁽⁷⁾	0 : f1sio or f2sio is selected 0 1 : f1sio is selected	RW
· · · · ·	CLK1		1 0 : f32SIO is selected 1 1 : Do not set	RW
<u> </u>	CRS	CTS/RTS function select bit (3)	Effective when CRD is set to 0 0 : <u>CTS</u> function is selected ⁽¹⁾ 1 : RTS function is selected	RW
	TXEPT	Transmit register empty flag	 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 	RO
· · · · · · · · · · · · · · · · · · ·	CRD	CTS/RTS disable bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports) ⁽⁶⁾	RW
	NCH	Data output select bit ⁽⁵⁾	0 : TxD2/SDA2 and SCLi pins are CMOS output 1 : TxD2/SDA2 and SCLi pins are N-channel open-drain output $^{\!(4)}$	RW
	CKPOL	CLK polarity select bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW
	UFORM	Transfer format select bit	0 : LSB first 1 : MSB first	RW

NOTES:

1. Set the corresponding port direction bit for each CTSi pin to 0 (input mode).

2. Effective when bits SMD2 to SMD0 in the UMR register to 0012 (clock synchronous serial I/O mode) or 0102 (UART mode transfer data 8 bits long). Set the UFORM bit to 1 when bits SMD2 to SMD0 are set to 1012 (I²C bus mode) and 0 when they are set to 1002.
 3. CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register is set to 0 (only CLK1 output) and the RCSP bit in the UCON

register is set to 0 (CTSo/RTSo not separated).

4. SDA2 and SCL2 are effective when i = 2. 5. When bits SMD2 to SMD in the UiMR regiser are set to 0002 (serial I/O disable), do not set NCH bit to 1 (TxDi/SDA2 and SCL2 pins are N-channel open-drain output).

6. When the U1MAP bit in PACR register is 1 (P73 to P70), P70 functions as CTS/RTS pin in UART1. 7. When the CLK1 and CLK0 bit settings are changed, set the UiBRG register.

UART Transmit/receive Control Register 2

b7 b6 b5 b4 b3 b2 b1 b0		vmbol Address CON 03B016	After Reset X0000002	
	Bit Symbol	Bit Name	Function	RW
	U0IRS	UART0 transmit interrupt cause select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
,	U1IRS	UART1 transmit interrupt cause select	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	U0RRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enable	RW
	U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	CLKMD0	UART1 CLK/CLKS select bit 0	Effective when the CLKMD1 bit is set to 1 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
	CLKMD1	UART1 CLK/CLKS select bit 1 (1)	0 : Output from CLK1 only 1 : Transfer clock output from multiple pins function selected	RW
	RCSP	Separate UART0 CTS/RTS bit	0 : CTS/RTS shared pin ⁽²⁾ 1 : CTS/RTS separated (P64 pin functions as CTS0 pin)	RW
	(b7)	Nothing is assigned. If nea When read, the content is		_

NOTES:

1. When using multiple transfer clock output pins, make sure the following conditions are met:set the CKDIR bit in the U1MR register to 0 (internal clock)

2. When the U1MAP bit in PACR register is set to 1 (P73 to P70), P70 pin functions as CTS0 pin.

Figure 14.6 U0C0 to U2C0 and UCON Registers






Figure 14.7 U0C1 to U2C1 Register, and PACR Register

	b5 b	04 b3	b2 b	b1 b0			dress After Reset 716 X0000002	
					Bit Symbol	Bit Name	Function	R\
					IICM	I ² C bus mode select bit	0 : Other than I ² C bus mode 1 : I ² C bus mode	R
					ABC	Arbitration lost detecting flag control bit	0 : Update per bit 1 : Update per byte	R\
					BBS	Bus busy flag	0 : STOP condition detected 1 : START condition detected (busy)	RV
					(b3)	Reserved bit	Set to 0	RV
				· ,	ABSCS	Bus collision detect sampling clock select bit	0 : Rising edge of transfer clock 1 : Underflow signal of timer A0	RV
					ACSE	Auto clear function select bit of transmit enable bit	0 : No auto clear function 1 : Auto clear at occurrence of bus collision	RV
					SSS	Transmit start condition select bit	0 : Not synchronized to RxD2 1 : Synchronized to RxD2 ⁽²⁾	RV
						Nothing is assigned. If p	•	
2: W	The BB When a RT2	a tran Spe	ecial	egins, ⁵ Mod	the SSS t) by program. (Writing 1 ha		
1: T 2: W	The BB When a RT2	a tran Spe	ecial	egins,	writing 0 the SSS t) by program. (Writing 1 ha	is no effect). ized to RxD2). s After Reset	
1: T 2: W	The BB When a RT2	a tran Spe	ecial	egins, ⁵ Mod	writing 0 the SSS t	by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 Bit Name	is no effect). ized to RxD2). s After Reset	RW
1: T 2: W	The BB When a RT2	a tran Spe	ecial	egins, ⁵ Mod	/ writing 0 the SSS t e Regi	by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 Bit Name	is no effect). ized to RxD2). s After Reset X00000002 Function	
1: T 2: W	The BB When a RT2	a tran Spe	ecial	egins, ⁵ Mod	e Regi) by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616	is no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13	RV
1: T 2: W	The BB When a RT2	a tran Spe		egins, ⁵ Mod	y writing 0 the SSS to e Regi]) by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 Bit Name I ¹² C bus mode select b	is no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13 0 : Disabled	RW
1: T 2: W	The BB When a RT2	a tran Spe		Mod	writing 0 the SSS t e Regi] Bit Symbo IICM2 CSC	b by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 Bit Name I ² C bus mode select to Clock-synchronous bit	s no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13 0 : Disabled 1 : Enabled 0 : Disabled 0 : Disabled	RW RW
1: T 2: W	The BB When a RT2	a tran Spe		Mod	writing 0 the SSS t e Regi] Bit Symbo IICM2 CSC SWC	by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 I Bit Name I ² C bus mode select b Clock-synchronous bit SCL2 wait output bit	s no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled	RW RW RW
1: T 2: W	The BB When a RT2	a tran Spe		Mod	writing 0 the SSS b e Regi Bit Symbo IICM2 CSC SWC ALS	by program. (Writing 1 happit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 I Bit Name I ² C bus mode select b Clock-synchronous bit SCL2 wait output bit UART initialization bit SCL2 wait output bit 2	s no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled	RW RW RW RW RW
1: T 2: W	The BB When a RT2	a tran Spe		Mod	writing 0 the SSS t e Regi Bit Symbo IICM2 CSC SWC ALS STAC	b) by program. (Writing 1 ha bit is set to 0 (Not synchron ister 2 Symbol Addres J2SMR2 037616 I Bit Name I ² C bus mode select b Clock-synchronous bit SCL2 wait output bit SDA2 output stop bit UART initialization bit	s no effect). ized to RxD2). s After Reset X00000002 Function it 2 Refer to Table 14.13 0 : Disabled 1 : Enabled 0 : Disabled 1 : Enabled	RW RW RW RW RW RW RW RW RW





b7 b6 b5 b4 b3 b2 b1 b0	a Syn	nbol Address	s After Reset	
╶┼┼ਲ਼ਲ਼		SMR3 037516	000X0X0X2	
	Bit Symbol	Bit Name	Function	RV
		Nothing is assigned. If ne When read, the content is		-
		Clock phase set bit	0 : Without clock delay 1 : With clock delay	RV
		Nothing is assigned. If ne When read, the content is		 -
	NODC	Clock output select bit	0 : CLK2 is CMOS output 1 : CLK2 is N-channel open drain output	RV
		Nothing is assigned. If ne When read, the content is		—
		SDA2 digital delay setup bit (1, 2)	b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of U2BRG count source	RV
	DL1		0 1 0 : 2 to 3 cycles of U2BRG count source 0 1 1 : 3 to 4 cycles of U2BRG count source 1 0 0 : 4 to 5 cycles of U2BRG count source	RV
	DL2		1 0 1 : 5 to 6 cycles of U2BRG count source 1 1 0 : 6 to 7 cycles of U2BRG count source	RV
mode,set these bits	to 0002 (no c varies with f	lelay). the load on pins SCL2 and	1 1 1 : 7 to 8 cycles of U2BRG count source at by digital means during I ² C bus mode. In other the d SDA2. Also, when using an external clock, the am	
 Bits DL2 to DL0 are mode,set these bits The amount of delay 	to 0002 (no c varies with t bout 100 ns.	lelay). the load on pins SCL2 and r 4	It by digital means during I ² C bus mode. In other the	
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with t bout 100 ns. e Registe	lelay). the load on pins SCL2 and or 4 bol Address	It by digital means during I ² C bus mode. In other that is SDA2. Also, when using an external clock, the am	
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with t bout 100 ns. e Registe	lelay). the load on pins SCL2 and or 4 bol Address	ut by digital means during I ² C bus mode. In other that I SDA2. Also, when using an external clock, the am After Reset	ount of
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with t bout 100 ns. e Registe Sym U2S	lelay). the load on pins SCL2 and or 4 bol Address MR4 037416 Bit Name Start condition	After Reset 0016 Function 0 : Clear	ount of
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe J Sym U2S Bit Symbol	telay). the load on pins SCL2 and or 4 bol Address MR4 037416 Bit Name Start condition generate bit ⁽¹⁾ Restart condition	After Reset	ount of
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe] Sym U2S Bit Symbol STAREQ	telay). the load on pins SCL2 and the load on pins SCL2 and bol Address MR4 037416 Bit Name Start condition generate bit ⁽¹⁾ Restart condition generate bit ⁽¹⁾ Stop condition	After Reset 0016 0 : Clear 0 : Clear 0 : Clear	
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe] Sym U2S Bit Symbol STAREQ RSTAREQ	telay). the load on pins SCL2 and the load on	After Reset 0016 0 : Clear 1 : Start 0 : Clear	ount of
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe] Sym U2S Bit Symbol STAREQ RSTAREQ STPREQ	telay). the load on pins SCL2 and the load on pins SCL2 and bol Address MR4 037416 Bit Name Start condition generate bit ⁽¹⁾ Restart condition generate bit ⁽¹⁾ Stop condition generate bit ⁽¹⁾ SCL2,SDA2 output	After Reset 0016 0 : Clear 1 : Start 0 : Clear 1 : Start	eunt of
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe] Sym U2S Bit Symbol STAREQ RSTAREQ STPREQ STSPSEL	telay). the load on pins SCL2 and the load on pins SCL2 and the load on pins SCL2 and bol Address MR4 037416 Bit Name Start condition generate bit (1) Restart condition generate bit (1) Stop condition generate bit (1) SCL2,SDA2 output select bit	After Reset 0016 0 : Clear 1 : Start 0 : Start and stop conditions not output 0 : ACK	eunt of RV RV RV
 Bits DL2 to DL0 are mode,set these bits The amount of delay delay increases by a UART2 Special Mod 	to 0002 (no c varies with 1 bout 100 ns. e Registe J Symbol STAREQ STAREQ STPREQ STSPSEL ACKD	telay). the load on pins SCL2 and the load on	After Reset 0016 0 : Clear 1 : Start 0 : Start and stop conditions not output 1 : Start and stop conditions output 0 : ACK 1 : NACK 0 : Serial I/O data output	eunt of RV RV RV RV RV

Figure 14.9 U2SMR3 and U2SMR4 Registers



14.1.1 Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. **Table 14.1** lists the specifications of the clock synchronous serial I/O mode. **Table 14.2** lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 14.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The CKDIR bit in the UiMR(i=0 to 2) register is set to 0 (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	• CKDIR bit is set to 1 (external clock): Input from CLKi pin
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	 Before transmission can start, the following requirements must be met ⁽¹⁾
	– The TE bit in the UiC1 register is set to 1 (transmission enabled)
	– The TI bit in the UiC1 register is set to 0 (data present in UiTB register)
	– If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin is set to "L"
Reception start condition	Before reception can start, the following requirements must be met ⁽¹⁾
	– The RE bit in the UiC1 register is set to 1 (reception enabled)
	– The TE bit in the UiC1 register is set to 1 (transmission enabled)
	- The TI bit in the UiC1 register is set to 0 (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	– The UiIRS bit ⁽³⁾ is set to 0 (transmit buffer empty): when transferring data from the
	UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit is set to 1 (transfer completed): when the serial I/O finished sending
	data from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error ⁽²⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit in the the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic (UART2)
	This function reverses the logic value of the transmit/receive data
	Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins
	UART1 pin remapping selection
	The UART1 pin can be selected from the P67 to P64 or P73 to P70
IOTES:	

1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the rising edge and the receive data taken in at the set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, bits 8 to 0 in the UiRB register are undefined. The IR bit in the SiRIC register remains unchanged.

3. The U0IRS and U1IRS bits respectively are the bits 0 and 1 in the UCON register; the U2IRS bit is bit 4 in the U2C1 register.

Register	Bit	Function
UITB ⁽³⁾	0 to 7	Set transmission data
UiRB ⁽³⁾	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set bit rate
UiMR ⁽³⁾	SMD2 to SMD0	Set to 0012
	CKDIR	Select the internal clock or external clock
	IOPOL(i=2) (4)	Set to 0
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS ⁽¹⁾	Select the source of UART2 transmit interrupt
	U2RRM ⁽¹⁾	Set this bit to 1 to use UART2 continuous receive mode
	U2LCH ⁽³⁾	Set this bit to 1 to use UART2 inverted data logic
	U2ERE ⁽³⁾	Set to 0
U2SMR	0 to 7	Set to 0
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 2	Set to 0
	NODC	Select clock output mode
	4 to 7	Set to 0
U2SMR4	0 to 7	Set to 0
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to 1 to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 is set to 1
	CLKMD1	Set this bit to 1 to output UART1 transfer clock from two pins
	RCSP	Set this bit to 1 to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin
	7	Set to 0

NOTES:

- 1. Set bits 5 and 4 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 2. Not all register bits are described above. Set those bits to 0 when writing to the registers in clock synchronous serial I/O mode.
- 3. Set bits 7 and 6 in registers U0C1 and U1C1 to 0.
- 4. Set the bit 7 in registers U0MR and U1MR to 0.

i=0 to 2

Table 14.3 lists pin functions for the case where the multiple transfer clock output pin select function is deselected. **Table 14.4** lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin Name	Function	Method of Selection			
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)			
RxDi (P62, P66, P71)	Serial data input	Set the PD6_2 bit and PD6_6 bit in the PD6 register, and PD7_1 bit in the PD7 register to 0 (Can be used as an input port when performing transmission only)			
CLKi	Transfer clock output	Set the CKDIR bit in the UiMR register to 0			
(P61, P65, P72)	Transfer clock input	Set the CKDIR bit in the UiMR register to 1 Set the PD6_1 bit and PD6_5 bit in the PD6 register, and the PD7_2 bit in the PD7 register to 0			
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 0 Set the PD6_0 bit and PD6_4 bit in the PD6 register is set to 0, the PD7_3 bit in the PD7 register to 0			
	RTS output	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 1			
	I/O port	Set the CRD bit in the UiC0 register to 1			

NOTE:

1: When the U1MAP bit in PACR register is 1 (P73 to P70), UART1 pin is assgined to P73 to P70.

Table 14.4 P64 Pin Functions⁽¹⁾

	Bit Set Value					
Pin Function	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS ₁	0	1	0	0		—
CTS ₀ ⁽²⁾	0	0	1	0		0
CLKS1		_		1 ⁽³⁾	1	

NOTES:

1. When the U1MAP bit in PACR register is 1 (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to 0 (CT00/RT00 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).

3. When the CLKMD1 bit is set to 1 and the CLKMD0 bit is set to 0, the following logic levels are output:
High if the CLKPOL bit in the U1C0 register is set to 0

. Low if the CLKPOL bit in the U1C0 register is set to 1




Figure 14.10 Typical transmit/receive timings in clock synchronous serial I/O mode

14.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

•Resetting the UiRB register (i=0 to 2)

- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 0002 (Serial I/O disabled)
- (3) Set bits SMD2 to SMD0 in the UiMR register to 0012 (Clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled)

•Resetting the UiTB register (i=0 to 2)

- (1) Set bits SMD2 to SMD0 in the UiMR register to 0002 (Serial I/O disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 0012 (Clock synchronous serial I/O mode)
- (3) 1 is written to TE bit in the UiC1 register (reception enabled), regardless to the TE bit.



14.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i=0 to 2) to select the transfer clock polarity. **Figure 14.11** shows the polarity of the transfer clock.

(1) When the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
TxDi $D0 \neq D1 D2$ D3 D4 D5 D6 D7
RXDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
TxDi $\underline{D0 \ 0 \ D1 \ D2} \ \underline{D3 \ D4 \ D5 \ D6 \ D7}$
RXDi D0 D1 D2 D3 D4 D5 D6 D7
i = 0 to 2
 NOTES: 1. This applies to the case where the UFORM bit in the UiC0 register is set to 0 (LSB first) and the UiLCH bit in the UiC1 register is set to 0 (no reverse). 2. When not transferring, the CLKi pin outputs a high signal.

Figure 14.11 Polarity of transfer clock

14.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i=0 to 2) to select the transfer format. **Figure 14.12** shows the transfer format.

(1) When the UFORM bit in the UiC0 register 0 (LSB first)
TxDi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7
RxDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7
(2) When the UFORM bit in the UiC0 register is set to 1 (MSB first)
TxDi D7 <u> D5 <u></u> D4 <u></u> D3 <u></u> D2 <u></u> D1 <u></u> D0</u>
RxDi D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0
i = 0 to 2
NOTE: 1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiLCH bit in the UiC1 register 0 (no reverse).

Figure 14.12 Transfer format



14.1.1.4 Continuous receive mode

When the UiRRM bit (i=0 to 2) is set to 1 (continuous receive mode), the TI bit in the UiC1 register is set to 0 (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit is set to 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the bit 2 and bit 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

14.1.1.5 Serial data logic switch function (UART2)

When the U2LCH bit in the U2C1 register is set to 1 (reverse), the data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.13** shows serial data logic.




Figure 14.13 Serial data logic switch timing

14.1.1.6 Transfer clock output from multiple pins function (UART1)

The CLKMD1 to CLKMD0 bits in the UCON register can choose one from two transfer clock output pins. (See **Figure 14.14**) This function is valid when the internal clock is selected for UART1.




Figure 14.14 Transfer Clock Output From Multiple Pins

14.1.1.7 CTS/RTS separate function (UART0)

This function separates $\overline{CTS}_0/\overline{RTS}_0$, outputs \overline{RTS}_0 from the P60 pin, and accepts as input the \overline{CTS}_0 from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to 0 (enables UART0 CTS/RTS)
- The CRS bit in the U0C0 register is set to 1 (outputs UART0 RTS)
- The CRD bit in the U1C0 register is set to 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- The CRS bit in the U1C0 register is set to 0 (inputs UART1 $\overline{\text{CTS}}$)
- The RCSP bit in the UCON register is set to 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function cannot be used.




Figure 14.15 CTS/RTS separate function usage



14.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. **Table 14.5** lists the specifications of the UART mode.

Item	Specification			
Transfer data format	 Character bit (transfer data): Selectable from 7, 8 or 9 bits 			
	Start bit: 1 bit			
	Parity bit: Selectable from odd, even, or none			
	Stop bit: Selectable from 1 or 2 bits			
Transfer clock	 The CKDIR bit in the UiMR(i=0 to 2) register is set to 0 (internal clock) : fj/ (16(n+1)) 			
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16			
	 CKDIR bit is set to 1 (external clock): fEXT/16(n+1) 			
	fEXT: Input from CLKi pin. n :Setting value of UiBRG register 0016 to FF16			
Transmission, reception control	 Selectable from CTS function, RTS function or CTS/RTS function disable 			
Transmission start condition	 Before transmission can start, the following requirements must be met 			
	- The TE bit in the UiC1 register is set to 1 (transmission enabled)			
	 The TI bit in the UiC1 register is set to 0 (data present in UiTB register) 			
	– If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin is set to "L"			
Reception start condition	 Before reception can start, the following requirements must be met" 			
	 The RE bit in the UiC1 register is set to 1 (reception enabled) 			
	- Start bit detection			
	 For transmission, one of the following conditions can be selected 			
Interrupt request	– The UiIRS bit ⁽²⁾ is set to 0 (transmit buffer empty): when transferring data from the			
generation timing	UITB register to the UARTI transmit register (at start of transmission)			
generation anning	– The UiIRS bit is set to1 (transfer completed): when the serial I/O finished sending			
	data from the UARTi transmit register			
	For reception			
	When transferring data from the UARTi receive register to the UiRB register (at			
	completion of reception)			
Error detection	Overrun error ⁽¹⁾			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the bit one before the last stop bit in the the next data			
	Framing error			
	This error occurs when the number of stop bits set is not detected			
	Parity error			
	This error occurs when if parity is enabled, the number of 1 in parity and			
	character bits does not match the number of 1 set			
	• Error sum flag			
	This flag is set to 1 when any of the overrun, framing, and parity errors is encountered			
Select function	LSB first, MSB first selection			
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7			
	can be selected			
	Serial data logic switch (UART2)			
	This function reverses the logic of the transmit/receive data. The start and stop bits			
	are not reversed.			
	• TxD, RxD I/O polarity switch (UART2)			
	This function reverses the polarities of hte TxD pin output and RxD pin input. The			
	logic levels of all I/O data is reversed.			
	logic levels of all I/O data is reversed. • Separate CTS/RTS pins (UART0)			
	Separate CTS/RTS pins (UART0)			

Table 14.5 UART Mode Specifications

NOTES:

1. If an overrun error occurs, bits 8 to 0 in the UiRB register are undefined. The IR bit in the SiRIC register remains unchange.

2. Bits U0IRS and U1IRS respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Table 14.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function				
UiTB	0 to 8	Set transmission data ⁽¹⁾				
UiRB	0 to 8	Reception data can be read ⁽¹⁾				
	OER,FER,PER,SUM	Error flag				
UiBRG	0 to 7	Set bit rate				
UiMR	SMD2 to SMD0	Set these bits to 1002 when transfer data is 7 bits long				
		Set these bits to 1012 when transfer data is 8 bits long				
		Set these bits to 1102 when transfer data is 9 bits long				
	CKDIR	Select the internal clock or external clock				
	STPS	Select the stop bit				
	PRY, PRYE	Select whether parity is included and whether odd or even				
	IOPOL(i=2) (4)	Select the TxD/RxD input/output polarity				
UiC0	CLK0, CLK1	Select the count source for the UiBRG register				
	CRS	Select CTS or RTS to use				
	TXEPT	Transmit register empty flag				
	CRD	Enable or disable the \overline{CTS} or \overline{RTS} function				
	NCH	Select TxDi pin output mode				
	CKPOL	Set to 0				
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this				
		bit to 0 when transfer data is 7 or 9 bits long.				
UiC1	TE	Set this bit to 1 to enable transmission				
	TI	Transmit buffer empty flag				
RE		Set this bit to 1 to enable reception				
	RI	Reception complete flag				
	U2IRS ⁽²⁾	Select the source of UART2 transmit interrupt				
	U2RRM ⁽²⁾	Set to 0				
	UiLCH ⁽³⁾	Set this bit to 1 to use UART2 inverted data logic				
	UiERE ⁽³⁾	Set to 0				
UiSMR	0 to 7	Set to 0				
UiSMR2	0 to 7	Set to 0				
UiSMR3	0 to 7	Set to 0				
UiSMR4	0 to 7	Set to 0				
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt				
	U0RRM, U1RRM	Set to 0				
	CLKMD0	Invalid because CLKMD1 is set to 0				
	CLKMD1	Set to 0				
	RCSP	Set this bit to 1 to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin				
	7	Set to 0				

NOTES:

- 1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bits 7 to 0 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. Set bits 5 and 4 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM and U1RRM are included in the UCON register.
- 3. Set bits 7 and 6 in registers U0C1 and U1C1 to 0.
- 4. Set the bit 7 in registers U0MR and U1MR to 0.

i=0 to 2

Table 14.7 lists the functions of the input/output pins in UART mode. **Table 14.8** lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin Name	Function	Method of Selection		
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs "H" when performing reception only)		
RxDi (P62, P66, P71)	Serial data input	PD6_2 bit, PD6_6 bit in the PD6 register and the PD7_1 bit in the PD7 register (Can be used as an input port when performing transmission only)		
CLKi (P61, P65, P72)	Input/output port	Set the CKDIR bit in the UiMR register to 0		
	Transfer clock input	Set the CKDIR bit in the UiMR register to 1 Set the PD6_1 bit and PD6_5 bit in the PD6 register to 0, PD7_2 bit in the PD7 register to 0		
CTSi/RTSi (P60, P64, P73)	CTS input	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 0 Set the PD6_0 bit and PD6_4 bit in the PD6 register to 0, the PD7_3 bit in the PD7 register 0		
	RTS output	Set the CRD bit in the UiC0 register to 0 Set the CRS bit in the UiC0 register to 1		
	Input/output port	Set the CRD bit in the UiC0 register 1		

NOTE:

1. When the U1MAP bit in PACR register is set to 1 (P73 to P70), UART1 pin is assgined to P73 to P70.

	Bit Set Value					
Pin Function	U1C0 register		UCON register		PD6 register	
	CRD	CRS	RCSP	CLKMD1	PD6_4	
P64	1		0	0	Input: 0, Output: 1	
CTS1	0	0	0	0	0	
RTS1	0	1	0	0		
CTS ₀ (2)	0	0	1	0	0	

NOTES:

1. When the U1MAP bit in PACR register is 1 (P73 to P70), this table lists the P70 functions.

2. In addition to this, set the CRD bit in the U0C0 register to 0 (CTSo/RTSo enabled) and the CRS bit in the U0C0 register to 1 (RTSo selected).






Figure 14.16 Typical transmit timing in UART mode (UART0, UART1)

RENESAS




Figure 14.17 Receive Operation

14.1.2.1 Bit Rates

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. **Table 14.9** lists example of bit rate and settings.

Bit Rate	Count Source	Peripheral Function Clock : 16MHz		Peripheral Function Clock : 20MHz	
(bps)	of BRG	Set Value of BRG : n	Actual Time (bps)	Set Value of BRG : n	Actual Time (bps)
1200	f8	103(67h)	1202	129(81h)	1202
2400	f8	51(33h)	2404	64(40h)	2404
4800	f8	25(19h)	4808	32(20h)	4735
9600	f1	103(67h)	9615	129(81h)	9615
14400	f1	68(44h)	14493	86(56h)	14368
19200	f1	51(33h)	19231	64(40h)	19231
28800	f1	34(22h)	28571	42(2Ah)	29070
31250	f1	31(1Fh)	31250	39(27h)	31250
38400	f1	25(19h)	38462	32(20h)	37879
51200	f1	19(13h)	50000	24(18h)	50000

Table 14.9 Example of Bit Rates and Settings
--

14.1.2.2 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedure below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register (i=0 to 2)
- (1) Set bits SMD2 to SMD0 in UiMR register 0002 (Serial I/O disabled)
- (2) Set bits SMD2 to SMD0 in UiMR register 0012, 1012, 1102
- (3) 1 is written to TE bit in the UiC1 register (reception enabled), regardless of the TE bit

14.1.2.3 LSB First/MSB First Select Function

As shown in **Figure 14.18**, use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When the UFORM bit in the UiC0 register is set to 0 (LSB first)
TXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
RXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
(2) When the UFORM bit in the UiC0 register is set to 1 (MSB first)
TXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
RXDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2
 NOTE: 1. This applies to the case where the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiLCH bit in the UiC1 register is set to 0 (no reverse), the STPS bit in the UiMR register is set to 0 (1 stop bit) and the PRYE bit in the UiMR register is set to 1 (parity enabled).

Figure 14.18 Transfer Format



14.1.2.4 Serial Data Logic Switching Function (UART2)

The data written to the U2TB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the U2RB register. **Figure 14.19** shows serial data logic.

(1) When the	U2LCH bit in the U2C1 register is set to 0 (no reverse)	
Transfer clock		
TxD2 (no reverse)	"Н" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / Р / SP	
(2) When the	U2LCH bit in the U2C1 register is set 1 (reverse)	
Transfer clock		
TxD2 (reverse)	"H" <u>ST (D0) D1) D2 (D3) D4) D5) D6 (D7) P</u> SP	
(transmit the U2C0	ies to the case where the CKPOL bit in the U2C0 register is set to 0 P: Parity bit data output at the falling edge of the transfer clock), the UFORM bit in SP: Stop bit 0 register is set to 0 (LSB first), the STPS bit in the U2MR register is set op bit) and the PRYE bit in the U2MR register is set to 1 (parity	

Figure 14.19 Serial Data Logic Switching

14.1.2.5 TxD and RxD I/O Polarity Inverse Function (UART2)

This function inverses the polarities of the TxD2 pin output and RxD2 pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. **Figure 14.20** shows the TxD pin output and RxD pin input polarity inverse.

(1) When the IOPOL bit in the U2MR register is set to 0 (no reverse)
TxD2 "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
RxD2 "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP (no reverse) "L"
(2) When the IOPOL bit in the U2MR register is set to 1 (reverse)
ТхD2 "H" (reverse) "L" ST <u>V D0 V D1 V D2 V D3 V D4 V D5 V D6 V D7 V</u> P V SP
RxD2 "H" ST D0 D1 D2 D3 D4 D5 D6 D7 P SP (reverse)
NOTE: 1. This applies to the case where the UFORM bit in the U2C0 register is set to 0 (LSB first), the STPS bit in the U2MR register is set to 0 (1 stop bit) and the PRYE bit in the U2MR register is set to 1 (parity enabled). ST: Start bit P: Parity bit SP: Stop bit

Figure 14.20 TxD and RxD I/O Polarity Inverse

14.1.2.6 CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS}_0/\text{RTS}_0}$, outputs $\overline{\text{RTS}_0}$ from the P60 pin, and accepts as input the $\overline{\text{CTS}_0}$ from the P64 pin or P70 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register is set to 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}})$
- The CRS bit in the U0C0 register is set to 1 (outputs UART0 $\overline{\text{RTS}})$
- The CRD bit in the U1C0 register is set to 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}})$
- The CRS bit in the U1C0 register is set to 0 (inputs UART1 $\overline{\text{CTS}}$)
- The RCSP bit in the UCON register is set to 1 (inputs CTS0 from the P64 pin or P70 pin)
- The CLKMD1 bit in the UCON register is set to 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.




Figure 14.21 CTS/RTS Separate Function



14.1.3 Special Mode 1 (I²C bus mode)(UART2)

I²C bus mode is provided for use as a simplifed I²C bus interface compatible mode. **Table 14.10** lists the specifications of the I²C bus mode. **Tables 14.11** and **14.12** list the registers used in the I²C bus mode and the register values set. **Table 14.13** lists the I²C bus mode fuctions. **Figure 14.22** shows the block diagram for I²C bus mode. **Figure 14.23** shows SCL2 timing.

As shown in **Table 14.13**, the MCU is placed in I²C bus mode by setting bits SMD2 to SMD0 to 0102 and the IICM bit to 1. Because SDA2 transmit output has a delay circuit attached, SDA output does not change state until SCL2 goes low and remains stably low.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	During master
	the CKDIR bit in the U2MR register is set to 0 (internal clock) : fj/ (2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in the U2BRG register 0016 to FF16
	During slave
	CKDIR bit is set to 1 (external clock): Input from SCL2 pin
Transmission start condition	Before transmission can start, the following requirements must be met ⁽¹⁾
	 The TE bit in the U2C1 register is set to 1 (transmission enabled)
	 The TI bit in the U2C1 register is set to 0 (data present in U2TB register)
Reception start condition	Before reception can start, the following requirements must be met ⁽¹⁾
	 The RE bit in the U2C1 register is set to 1 (reception enabled)
	 The TE bit in the U2C1 register is set to 1 (transmission enabled)
	– The TI bit in the U2C1 register is set to 0 (data present in the UiTB register)
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge
generation timing	detected
Error detection	Overrun error ⁽²⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the 8th bit in the the next data
Select function	Arbitration lost
	Timing at which the ABT bit in the U2RB register is updated can be selected
	• SDA digital delay
	No digital delay or a delay of 2 to 8 U2BRG count source clock cycles selectable
	Clock phase setting
	With or without clock delay selectable

Table 14.10 I²C bus mode Specifications

NOTES:

1. When an external clock is selected, the conditions must be met while the external clock is in the high state.

2. If an overrun error occurs, bits 8 to 0 in the U2RB register are undefined. The IR bit in the S2RIC register remains unchange.






Figure 14.22 I²C bus mode Block Diagram



Register Bit		Func	ction
		Master	Slave
U2TB	0 to 7	Set transmission data	Set transmission data
U2RB ⁽¹⁾	0 to 7	Reception data can be read	Reception data can be read
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit
	ABT	Arbitration lost detection flag	Invalid
	OER	Overrun error flag	Overrun error flag
U2BRG	0 to 7	Set bit rate	Invalid
U2MR ⁽¹⁾	SMD2 to SMD0	Set to 0102	Set to 0102
	CKDIR	Set to 0	Set to 1
	IOPOL	Set to 0	Set to 0
U2C0	CLK1, CLK0	Select the count source for the U2BRG register	Invalid
	CRS	Invalid because CRD = 1	Invalid because CRD = 1
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag
	CRD	Set to 1	Set to 1
	NCH	Set to 1	Set to 1
	CKPOL	Set to 0	Set to 0
	UFORM	Set to 1	Set to 1
U2C1	TE	Set this bit to 1 to enable transmission	Set this bit to 1 to enable transmission
	ТІ	Transmit buffer empty flag	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception	Set this bit to 1 to enable reception
	RI	Reception complete flag	Reception complete flag
	U2IRS	Invalid	Invalid
	U2RRM, U2LCH, U2ERE	Set to 0	Set to 0
U2SMR	IICM	Set to 1	Set to 1
	ABC	Select the timing at which arbitration-lost is detected	Invalid
	BBS	Bus busy flag	Bus busy flag
	3 to 7	Set to 0	Set to 0
U2SMR2	IICM2	Refer to Table 14.13	Refer to Table 14.13
	CSC	Set this bit to 1 to enable clock	Set to 0
		synchronization	
	SWC	synchronization Set this bit to 1 to have SCL2 output	Set this bit to 1 to have SCL2 output
	SWC	5	•
	SWC	Set this bit to 1 to have SCL2 output	· · · · · · · · · · · · · · · · · · ·
	SWC ALS	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th	fixed to "L" at the falling edge of the 9 th
		Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output	fixed to "L" at the falling edge of the 9 th bit of clock
	ALS	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output stopped when arbitration-lost is detected Set to 0 Set this bit to 1 to have SCL2 output	fixed to "L" at the falling edge of the 9 th bit of clock Set to 0 Set this bit to 1 to initialize UART2 at start condition detection Set this bit to 1 to have SCL2 output
	ALS STAC SWC2	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output stopped when arbitration-lost is detected Set to 0 Set this bit to 1 to have SCL2 output forcibly pulled low	fixed to "L" at the falling edge of the 9 th bit of clock Set to 0 Set this bit to 1 to initialize UART2 at start condition detection Set this bit to 1 to have SCL2 output forcibly pulled low
	ALS	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output stopped when arbitration-lost is detected Set to 0 Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output	fixed to "L" at the falling edge of the 9 th bit of clock Set to 0 Set this bit to 1 to initialize UART2 at start condition detection Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output
U2SMR3	ALS STAC SWC2 SDHI 7	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output stopped when arbitration-lost is detected Set to 0 Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output Set to 0	fixed to "L" at the falling edge of the 9 th bit of clock Set to 0 Set this bit to 1 to initialize UART2 at start condition detection Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output Set to 0
U2SMR3	ALS STAC SWC2 SDHI	Set this bit to 1 to have SCL2 output fixed to L at the falling edge of the 9th bit of clock Set this bit to 1 to have SDA2 output stopped when arbitration-lost is detected Set to 0 Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output	fixed to "L" at the falling edge of the 9 th bit of clock Set to 0 Set this bit to 1 to initialize UART2 at start condition detection Set this bit to 1 to have SCL2 output forcibly pulled low Set this bit to 1 to disable SDA2 output

Table 14.11 Registers to Be Used and Settings in I²C bus mode (1) (Continued)

NOTE:

1. Not all bits in the register are described above. Set those bits to 0 when writing to the registers in I²C bus mode.



Register	egister Bit Function		ction
		Master	Slave
U2SMR4 STAREQ		Set this bit to 1 to generate start condition	Set to 0
	RSTAREQ	Set this bit to 1 to generate restart condition	Set to 0
	STPREQ	Set this bit to 1 to generate stop condition	Set to 0
	STSPSEL	Set this bit to 1 to output each condition	Set to 0
	ACKD	Select ACK or NACK	Select ACK or NACK
	ACKC	Set this bit to 1 to output ACK data	Set this bit to 1 to output ACK data
	SCLHI	Set this bit to 1 to have SCL2 output stopped when stop condition is detected	Set to 0
	SWC9	Set to 0	Set this bit to 1 to set the SCL2 to "L" hold at the falling edge of the 9th bit of clock

Table 14.12 Registers to Be Used and Settings in I²C bus Mode (2) (Continued)

NOTE:

1: Not all bits in the register are described above. Set those bits to 0 when writing to the registers in I^2C bus mode.



Table 14.13 I²C bus mode Functions

Function	Clock synchronous serial I/O	I ² C bus mode (SMD2 to SMD0 = 0102, IICM = 1)			
	mode (SMD2 to SMD0 = 0012 ,	IICM2 = 0 IICM2 = 1			
	IICM = 0)	(NACK/ACK inte	errupt)	(UART transmit/ rec	eive interrupt)
		CKPH = 0	CKPH = 1	CKPH = 0	CKPH = 1
		(No clock delay)		. ,	(Clock delay)
Factor of interrupt number 10 ⁽¹⁾ (Refer to Fig.14.23)		Start condition d (Refer to Table '		p condition detection	
Factor of interrupt number 15 ⁽¹⁾ (Refer to Fig.14.23)	UART2 transmission Transmission started or completed (selected by U2IRS)	No acknowledgn detection (NACK Rising edge of S	()		UART2 transmission Falling edge of SCL next to the 9th bit
Factor of interrupt number 16 ⁽¹⁾ (Refer to Fig.14.23)	UART2 reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgmen (ACK) Rising edge of S		UART2 transmission Falling edge of SCL	
Timing for transferring data from the UART reception shift register to the U2RB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	CL2 9th bit	Falling edge of SCL2 9th bit	Falling and rising edges of SCL2 9th bit
UART2 transmission output delay	Not delayed	Delayed			
Functions of P70 pin	TxD2 output	SDA2 input/outp	ut		
Functions of P71 pin	RxD2 input	SCL2 input/outpu	ut		
Functions of P72 pin	CLK2 input or output selected	(Cann	ot be used in	I ² C bus mode)	
Noise filter width	15ns	200ns			
Read RxD2 and SCL2 pin levels	Possible when the corresponding port direction bit = 0	Always possible	no matter how	v the corresponding p	ort direction bit is set
Initial value of TxD2 and SDA2 outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in	the port regist	er before setting I ² C b	ous mode ⁽²⁾
Initial and end values of SCL2		Н	L	Н	L
DMA1 factor (Refer to Fig. 14.23)	UART2 reception	Acknowledgmen (ACK)	t detection	UART2 reception Falling edge of SCL	2 9th bit
Store received data	1st to 8th bits are stored in bits bit 7 to 0 in the U2RB register	1st to 8th bits an bits bit 7 to 0 in 1 register		1st to 7th bits are sto bit 0 in the U2RB reg stored in the bit 8 in	gister, with 8th bit
					1st to 8th bits are stored in U2RB register bit 7 to bit 0 (3)
Read received data	U2RB register status is read directly as is				Read U2RB registe Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 ⁽⁴⁾

NOTES:

- If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to "Notes on interrupts" in Precautions.)
 If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits
 - Bits SMD2 to the SMD0 in the U2MR register, the IICM bit in the U2SMR register,
 - the IICM2 bit in the U2SMR2 register, the CKPH bit in the U2SMR3 register
- 2. Set the initial value of SDA2 output while bits SMD2 to SMD0 in the U2MR register is set to 0002 (serial I/O disabled).
- 3. Second data transfer to U2RB register (Rising edge of SCL2 9th bit)
- 4. First data transfer to U2RB register (Falling edge of SCL2 9th bit)






Figure 14.23 Transfer to U2RB Register and Interrupt Timing

RENESAS

14.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDA2 pin changes state from high to low while the SCL2 pin is in the high state. A stop condition-detected interrupt request is generated when the SDA2 pin changes state from low to high while the SCL2 pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the U2SMR register to determine which interrupt source is requesting the interrupt.




Figure 14.24 Detection of Start and Stop Condition

14.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the U2SMR4 register to 1 (start). A restart condition is generated by setting the RSTAREQ bit in the U2SMR4 register to 1 (start). A stop condition is generated by setting the STPREQ bit in the U2SMR4 register to 1 (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).

(2) Set the STSPSEL bit in the U2SMR4 register to 1 (output).

Make sure that no interrupts or DMA transfers will occur between (1) and (2).

The function of the STSPSEL bit is shown in Table 14.14 and Figure 14.25.



Function	STSPSEL = 0	STSPSEL = 1		
Output of SCL2 and SDA2 pins	Output transfer clock and data/	The STAREQ, RSTAREQ and		
	Program with a port determines	STPREQ bit determine how the		
	how the start condition or stop	start condition or stop condition is		
	condition is output	output		
Start/stop condition interrupt	Start/stop condition are detec-	Start/stop condition generation		
request generation timing	ted	are completed		

Table 14.14 STSPSEL Bit Functions




Figure 14.25 STSPSEL Bit Functions

14.1.3.3 Arbitration

Unmatching of the transmit data and SDA2 pin input data is checked synchronously with the rising edge of SCL2. Use the ABC bit in the U2SMR register to select the timing at which the ABT bit in the U2RB register is updated. If the ABC bit is set to 0 (updated bitwise), the ABT bit is set to 1 at the same time unmatching is detected during check, and is cleared to 0 when not detected. In cases when the ABC bit is set to 1, if unmatching is detected even once during check, the ABT bit is set to 1 (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to 0 (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the ALS bit in the U2SMR2 register to 1 (SDA2 output stop enabled) causes arbitration-lost to occur, in which case the SDA2 pin is placed in the high-impedance state at the same time the ABT bit is set to 1 (unmatching detected).

14.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 14.25.

The CSC bit in the U2SMR2 register is used to synchronize the internally generated clock (internal SCL2) and an external clock supplied to the SCL2 pin. In cases when the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCL2 pin is detected while the internal SCL2 is high, the internal SCL2 goes low, at which time the U2BRG register value is reloaded with and starts counting in the low-level interval. If the internal SCL2 changes state from low to high while the SCL2 pin is low, counting stops, and when the SCL2 pin goes high, counting restarts.

In this way, the UART2 transfer clock is comprised of the logical product of the internal SCL2 and SCL2 pin signal. The transfer clock works from a half period before the falling edge of the internal SCL2 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The SWC bit in the U2SMR2 register allows to select whether the SCL2 pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the U2SMR4 register is set to 1 (enabled), SCL2 output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the U2SMR2 register is set to 1 (0 output) makes it possible to forcibly output a low-level signal from the SCL2 pin even while sending or receiving data. Clearing the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCL2 pin, instead of outputting a low-level signal.

If the SWC9 bit in the U2SMR4 register is set to 1 (SCL2 hold low enabled) when the CKPH bit in the U2SMR3 register is set to 1, the SCL2 pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit to 0 (SCL2 hold low disabled) frees the SCL2 pin from low-level output.

14.1.3.5 SDA Output

The data written to the bit 7 to bit 0 (D7 to D0) in the U2TB register is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDA2 transmit output can only be set when IICM is set to 1 (I²C bus mode) and bits SMD2 to SMD0 in the U2MR register is set to 0002 (serial I/O disabled).

Bits DL2 to DL0 in the U2SMR3 register allow to add no delays or a delay of 2 to 8 U2BRG count source clock cycles to SDA2 output.

Setting the SDHI bit in the U2SMR2 register to 1 (SDA2 output disabled) forcibly places the SDA2 pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UART2 transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

14.1.3.6 SDA Input

When the IICM2 bit is set to 0, the 1st to 8th bits (D7 to D0) in the received data are stored in bits 7 to 0 in the U2RB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit is set to 1, the 1st to 7th bits (D7 to D1) in the received data are stored in the bit 6 to bit 0 in the U2RB register and the 8th bit (D0) is stored in the bit 8 in the U2RB register. Even when the IICM2 bit is set to 1, providing the CKPH bit is set to 1, the same data as when the IICM2 bit is set to 0 can be read out by reading the U2RB register after the rising edge of the corresponding clock pulse of 9th bit.



14.1.3.7 ACK and NACK

If the STSPSEL bit in the U2SMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the U2SMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the U2SMR4 register is output from the SDA2 pin.

If the IICM2 bit is set to 0, a NACK interrupt request is generated if the SDA2 pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDA2 pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACK2 is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

14.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit is set to 1 (UART2 initialization enabled), the serial I/ O operates as described below.

- The transmit shift register is initialized, and the content of the U2TB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UART2 output value does not change state and remains the same as when a start condition was detected until the first bit in the data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to 1 (SCL2 wait output enabled). Consequently, the SCL2 pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UART2 transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



14.1.4 Special Mode 2 (UART2)

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. **Table 14.15** lists the specifications of Special Mode 2. **Table 14.16** lists the registers used in Special Mode 2 and the register values set. **Figure 14.26** shows communication control example for Special Mode 2.

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	Master mode		
	the CKDIR bit in the U2MR register is set to 0 (internal clock) : fj/ (2(n+1))		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value in the U2BRG register 0016 to FF16		
	Slave mode		
	CKDIR bit is set to 1 (external clock selected) : Input from CLK2 pin		
Transmit/receive control	Controlled by input/output ports		
Transmission start condition	Before transmission can start, the following requirements must be met ⁽¹⁾		
	 The TE bit in the U2C1 register is set to 1 (transmission enabled) 		
	- The TI bit in the U2C1 register is set to 0 (data present in U2TB register)		
Reception start condition	Before reception can start, the following requirements must be met ⁽¹⁾		
	- The RE bit in the U2C1 register is set to 1 (reception enabled)		
	 The TE bit in the U2C1 register is set to 1 (transmission enabled) 		
	- The TI bit in the U2C1 register is set to 0 (data present in the U2TB register)		
Interrupt request	For transmission, one of the following conditions can be selected		
generation timing	– The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): when trans		
	ferring data from the U2TB register to the UART2 transmit register (at start of transmission)		
	- The U2IRS bit is set to 1 (transfer completed): when the serial I/O finished sending		
	data from the UART2 transmit register		
	For reception		
	When transferring data from the UART2 receive register to the U2RB register (at		
	completion of reception)		
Error detection	• Overrun error ⁽²⁾		
	This error occurs if the serial I/O started receiving the next data before reading the		
	U2RB register and received the 7th bit in the the next data		
Select function	Clock phase setting		
	Selectable from four combinations of transfer clock polarities and phases		

Table 14.15 Special Mode 2 Specifications

NOTES:

1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U2C0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, bits 8 to 0 in the U2RB register are undefined. The IR bit in the S2RIC register remains unchanged.




Figure 14.26 Serial Bus Communication Control Example (UART2)

Register	Bit	Function
U2TB ⁽¹⁾	0 to 7	Set transmission data
U2RB ⁽¹⁾ 0 to 7		Reception data can be read
	OER	Overrun error flag
U2BRG	0 to 7	Set bit rate
U2MR ⁽¹⁾	SMD2 to SMD0	Set to 0012
	CKDIR	Set this bit to 0 for master mode or 1 for slave mode
	IOPOL	Set to 0
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD is set to 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TxD2 pin output format
	CKPOL	Clock phases can be set in combination with the CKPH bit in the U2SMR3 register
	UFORM	Select the LSB first or MSB first
U2C1	TE	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Select UART2 transmit interrupt cause
	U2RRM,	Set to 0
	U2LCH, U2ERE	
U2SMR	0 to 7	Set to 0
U2SMR2	0 to 7	Set to 0
U2SMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the U2C0 register
	NODC	Set to 0
	0, 2, 4 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

NOTE:

1.Not all bits in the registers are described above. Set those bits to 0 when writing to the registers in Special Mode 2.

14.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the U2SMR3 register and the CKPOL bit in the U2C0 register.

Make sure the transfer clock polarity and phase are the same for the master and slave to communicate.

14.1.4.1.1 Master (Internal Clock)

Figure 14.27 shows the transmission and reception timing in master (internal clock).

14.1.4.1.2 Slave (External Clock)

Figure 14.28 shows the transmission and reception timing (CKPH=0) in slave (external clock) while **Figure 14.29** shows the transmission and reception timing (CKPH=1) in slave (external clock).




Figure 14.27 Transmission and Reception Timing in Master Mode (Internal Clock)






Figure 14.28 Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 14.29 Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

14.1.5 Special Mode 3 (IEBus mode)(UART2)

In this mode, one bit in the IEBus is approximated with one byte of UART mode waveform.

Table 14.17 lists the registers used in IEBus mode and the register values set. **Figure 14.30** shows the functions of bus collision detect function related bits.

If the TxD2 pin output level and RxD2 pin input level do not match, a UART2 bus collision detect interrupt request is generated.

Register	Bit	Function
U2TB	0 to 8	Set transmission data
U2RB ⁽¹⁾	0 to 8	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set bit rate
U2MR	SMD2 to SMD0	Set to 1102
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Invalid because PRYE is set to 0
	PRYE	Set to 0
	IOPOL	Select the TxD/RxD input/output polarity
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRDis set to 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TxD2 pin output mode
	CKPOL	Set to 0
	UFORM	Set to 0
U2C1	TE	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Select the source of UART2 transmit interrupt
	U2RRM,	Set to 0
	U2LCH, U2ERE	
U2SMR	0 to 3, 7	Set to 0
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to 1 to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

Table 14.17 Registers to Be Used and Settings in IEBus Mode

NOTE:

1. Not all register bits are described above. Set those bits to 0 when writing to the registers in IEBus mode.



Transfer clock		
TxD2	ST D0 D1 D2 D3 D	04 D5 D6 D7 D8 SP
RxD2	Input to TA0IN	
Timer A0		
		et to 1, bus collision is determined when timer imer mode) underflows
(2) The ACSE bit	in the U2SMR register (auto clear of transi	mit enable bit)
Transfer clock		
TxD2	ST D0 D1 D2 D3 D	04 D5 D6 D7 D8 SP
RxD2		
BCNIC register IR bit (Note)		If ACSE bit is set to 1 automatically clear when bus collisic
U2C1 register TE bit		occurs), the TE bit is cleared to 0 (transmission disabled) when the IR bit in the BCNIC register is set to 1 (unmatching detected).
(3) The SSS bit in	the U2SMR register (Transmit start condit	tion select)
), the serial I/O starts sending data one transfer clock cycle a	-
Transfer clock	ST D0 D1 D2 D3	D4 D5 D6 D7 D8 SP
TxD2		
Trans	mission enable condition is met	
If SSS bit = 1, the	e serial I/O starts sending data at the rising edge (Note	1) of RxD2
CLK2	ST D0 D1 D2 D3	D4 D5 D6 D7 D8 SP
TxD2	(Note 2)	
RxD2	/	

Figure 14.30 Bus Collision Detect Function-Related Bits

14.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows output of a low from the TxD2 pin when a parity error is detected. **Table 14.18** lists the specifications of SIM mode. **Table 14.19** lists the registers used in the SIM mode and the register values set.

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	The CKDIR bit in the U2MR register is set to 0 (internal clock) : fi/ (16(n+1))
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	• The CKDIR bit is set to 1 (external clock): fEXT/16(n+1)
	fEXT: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	 The TE bit in the U2C1 register is set to 1 (transmission enabled)
	 The TI bit in the U2C1 register is set to 0 (data present in U2TB register)
Reception start condition	 Before reception can start, the following requirements must be met
	 The RE bit in the U2C1 register is set to 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission
generation timing ⁽²⁾	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)
	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	• Overrun error ⁽¹⁾
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit in the the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	• Error sum flag
	This flag is set to 1 when any of the overrun, framing, and parity errors is encountered

Table 14.18	SIM Mode	Specifications
-------------	----------	----------------

NOTES:

- 1. If an overrun error occurs, bits 8 to 0 in the U2RB register are undefined. The IR bit in the S2RIC register remains unchanged.
- A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to 1 (transmission complete) and U2ERE bit to 1 (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to 0 (no interrupt request) after setting these bits.

Register	Bit	Function
U2TB ⁽¹⁾	0 to 7	Set transmission data
U2RB ⁽¹⁾	0 to 7	Reception data can be read
	OER,FER,PER,SUM	
U2BRG	0 to 7	Set bit rate
U2MR	SMD2 to SMD0	Set to 1012
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY PRYE	Set this bit to 1 for direct format or 0 for inverse format
		Set to 1
	IOPOL	Set to 0
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRDis set to 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Set to 0
	CKPOL	Set to 0
	UFORM	Set this bit to 0 for direct format or 1 for inverse format
U2C1	TE	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Set to 1
	U2RRM	Set to 0
	U2LCH	Set this bit to 0 for direct format or 1 for inverse format
	U2ERE	Set to 1
U2SMR ⁽¹⁾	0 to 3	Set to 0
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

Table 14.19 Registers to Be Used and Settings in SIM Mode

NOTE:

1. Not all register bits are described above. Set those bits to 0 when writing to the registers in SIM mode.




Figure 14.31 Transmit and Receive Timing in SIM Mode

RENESAS

Figure 14.32 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 14.32 SIM Interface Connection

14.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in theU2C1 register to 1.

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in **Figure 14.33**. If the R2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.

Transfer clock		
RxD2	"H" ST (D0 (D1 (D2 (D3 (D4 (D5 (D6 (D7 (F	⊃_∕SP
TxD2	"Н" (1)	
U2C1 register RI bit	1	
	am applies to the case where the direct format is implemented.	ST: Start bit P: Even Parity
NOTE: 1. The output	of MCU is in the high-impedance state (pulled up externally).	SP: Stop bit

Figure 14.33 Parity Error Signal Output Timing

14.1.6.2 Format

Direct Format

Set the PRY bit in the U2MR register to 1, the UFORM bit in U2C0 register to 0 and the U2LCH bit in U2C1 register to 0.

Inverse Format

Set the PRY bit to 0, UFORM bit to 1 and U2LCH bit to 1.

Figure 14.34 shows the SIM interface format.

(1) Direct formation	t
Transfer clcck	
TxD2	"H"
	P : Even parity
(2) Inverse form	nat
Transfer clcck	
TxD2	"H"
	P : Odd parity

Figure 14.34 SIM Interface Format



14.2 SI/O3 and SI/O4

Note

The SI/O4 interrupt of peripheral function interrupt is not available in the 64-pin package.

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 14.35 shows the block diagram of SI/O3 and SI/O4, and **Figure 14.36** shows the SI/O3 and SI/O4-related registers.

Table 14.20 shows the specifications of SI/O3 and SI/O4.




Figure 14.35 SI/O3 and SI/O4 Block Diagram



		b2 b1 b0		S3C 0	36216 0	After Reset 10000002 10000002	
			Bit Symbol	Bit Name	Fu	nction	
			SMi0	Internal synchronous clock select bit ⁽⁵⁾	b1 b0 0 0 : Selecting f1 or f2 0 1 : Selecting f8	2	RW
			SMi1		1 0 : Selecting fiz 1 1 : Do not set		RW
			SMi2	Souti output disable bit $^{(4)}$	0 : Souтi output 1 : Souтi output disat	ole(high impedance)	RW
			SMi3	S I/Oi port select bit	0 : Input/output port 1 : Souti output, CLK	(i function	RW
			SMi4	CLK polarity selct bit	transfer clock and rising edge 1 : Transmit data is o	utput at falling edge of receive data is input at hutput at rising edge of receive data is input at	RW
	l		SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first		RW
			SMi6	Synchronous clock select bit	0 : External clock ⁽²⁾ 1 : Internal clock ⁽³⁾		RW
			SMi7	Souti initial value set bit	Effective when the SI 0 : "L" output 1 : "H" output	Mi3 is set to 0	RW
2. Se 3. Se 4. W	et the S4C r et the SMi3 et the SMi3 hen the SM	bit to 1 and bit to 1 (SO li2 bit is set	the corresp UTi output, to 1, the co	truction after setting the PRC2 bonding port direction bit to 0 (CLKi function). rrresponding pin goes to high-i s are changed, set the SiBRG	bit in the PRCR register input mode).		
1. Se 2. Se 3. Se 4. W 5. W	et the S4C r et the SMi3 et the SMi3 hen the SM hen the SM	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(the corresp UTi output, to 1, the cc) bit setting	conding port direction bit to 0 (CLKi function) . presponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L	of the function in use. After Reset Jndefined	
1. Se 2. Se 3. Se 4. W 5. W	et the S4C r et the SMi3 et the SMi3 hen the SM hen the SM	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera	the corresp UTi output, to 1, the cc) bit setting	conding port direction bit to 0 (CLKi function) . presponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L	of the function in use.	
1. Se 2. Se 3. Se 4. W 5. W	et the S4C r et the SMi3 et the SMi3 hen the SM hen the SM	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera	the corresp UTi output, to 1, the cc bit setting	conding port direction bit to 0 (CLKi function) . presponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L	of the function in use. After Reset Jndefined	RW
1. Se 2. Se 3. Se 4. W 5. W SI/Oi I b7 NOTES: 1. Wi 2. Us	et the S4C r et the SMi3 et the SMi3 hen the SM Bit Rate	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera b0	the corresp UTi output, to 1, the cc b bit setting ation Re Assuming n + 1	bonding port direction bit to 0 (CLKi function) . prresponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0 S4BRG 0 Description that set value = n, BRGi divid is neither transmitting or receiver register.	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L n es the count source by ving.	of the function in use. After Reset Jndefined Jndefined Setting Range	RW
1. Se 2. Se 3. Se 4. W 5. W SI/Oi I b7 NOTES: 1. Wi 2. Us 3. Se	et the S4C r et the SMi3 et the SMi3 hen the SM Bit Rate Bit Rate	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera b0	the corresp UTi output, to 1, the cc b bit setting ation Re Assuming n + 1 e serial I/O rrite to this ter setting	bonding port direction bit to 0 (CLKi function) . mresponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0 S4BRG 0 Description that set value = n, BRGi divid is neither transmitting or receing register. bits SMi1 and SMi0 in the SiC	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L n es the count source by ving.	of the function in use. After Reset Jndefined Jndefined Setting Range	
1. Se 2. Se 3. Se 4. W 5. W SI/Oi I b7 NOTES: 1. Wn 2. Us 3. Se SI/Oi ⁻	et the S4C r et the SMi3 et the SMi3 hen the SM Bit Rate Bit Rate	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera b0	the corresp UTi output, to 1, the cc b bit setting ation Re Assuming n + 1 e serial I/O rrite to this ter setting	bonding port direction bit to 0 (CLKi function) . presponding pin goes to high-is a re changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0 S4BRG 0 Description that set value = n, BRGi divid is neither transmitting or receine register. bits SMi1 and SMi0 in the SiC ster (i = 3, 4) (1, 2) Symbol A S3TRR 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L 1 es the count source by ving. register. ddress A 36016 L	of the function in use. After Reset Jndefined Jndefined Setting Range	
1. Se 2. Se 3. Se 4. W 5. W SI/Oi I b7 NOTES: 1. Wn 2. Us 3. Se SI/Oi ⁻	et the S4C r et the SMi3 et the SMi3 hen the SM Bit Rate Bit Rate	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera b0 egister while truction to w G register af it/Receiv	the corresp UTi output, to 1, the cc b bit setting ation Re Assuming n + 1 e serial I/O rrite to this ter setting	bonding port direction bit to 0 (CLKi function) . prresponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0 S4BRG 0 Description that set value = n, BRGi divid is neither transmitting or receing register. bits SMi1 and SMi0 in the SiC ster (i = 3, 4) (1, 2) Symbol A S3TRR 0 S4TRR 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L 1 es the count source by ving. register. ddress A 36016 L	of the function in use. After Reset Jndefined Jndefined 0016 to FF16	
1. Se 2. Se 3. Se 4. W 5. W SI/Oi I b7 NOTES: 1. Wi 2. Us 3. Se	et the S4C r et the SMi3 et the SMi3 hen the SM Bit Rate Bit Rate	bit to 1 and bit to 1 (SO li2 bit is set li1 and SMi(e Genera b0 egister while truction to w G register af it/Receiv	the corresp UTi output, to 1, the cc bit setting ation Re Assuming n + 1 e serial I/O rite to this ter setting Ve Regis	bonding port direction bit to 0 (CLKi function) . prresponding pin goes to high-is are changed, set the SiBRG egister (i = 3, 4) (1, 2, Symbol A S3BRG 0 S4BRG 0 Description that set value = n, BRGi divid is neither transmitting or receing register. bits SMi1 and SMi0 in the SiC ster (i = 3, 4) (1, 2) Symbol A S3TRR 0 S4TRR 0	bit in the PRCR registe input mode). mpedance regardless of register . 3) ddress A 36316 L 36716 L 1 es the count source by ving. register. ddress A 36016 L 36416 L vescription transmit data to this reg	of the function in use. After Reset Jndefined Jndefined 0016 to FF16	wo

Figure 14.36 S3C and S4C Registers, S3BRG and S4BRG Registers, and S3TRR and S4TRR Registers



Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The SMi6 bit in the SiC (i=3, 4) register is set to 1 (internal clock) : fj/ (2(n+1))
	fj = f1sio, f2sio, f8sio, f32sio. n=Setting value of SiBRG register 0016 to FF16.
	SMi6 bit is set to 0 (external clock) : Input from CLKi pin ⁽¹⁾
Transmission/reception	Before transmission/reception can start, the following requirements must be met
start condition	Write transmit data to the SiTRR register ^(2, 3)
Interrupt request	When the SMi4 bit in the SiC register is set to 0
generation timing	The rising edge of the last transfer clock pulse ⁽⁴⁾
	When SMi4 is set to 1
	The falling edge of the last transfer clock pulse ⁽⁴⁾
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output
SOUTI pin function	I/O port, transmit data output, high-impedance
SINi pin function	I/O port, receive data input
Select function	LSB first or MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Function for setting an SOUTi initial value set function
	When the SMi6 bit in the SiC register is set to 0 (external clock), the SOUTI pin
	output level while not tranmitting can be selected.
	CLK polarity selection
	Whether transmit data is output/input timing at the rising edge or falling edge of
	transfer clock can be selected.

Table 14.20 SI/O3 and SI/O4 Specifications

NOTE:

1. To set the SMi6 bit in the SiC register to 0 (external clock), follow the procedure described below.

- If the SMi4 bit in the SiC register is set to 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
- If the SMi4 bit is set to 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock 2. Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit in the SiC register is set to 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit in the SiC register is set to 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit is set to 0, or stops in the low state if the SMi4 bit is set to 1.



14.2.1 SI/Oi Operation Timing

Figure 14.37 shows the SI/Oi operation timing




Figure 14.37 SI/Oi Operation Timing

14.2.2 CLK Polarity Selection

The the SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. **Figure 14.38** shows the polarity of the transfer clock.

(1) When	the SMi4 bit in the SiC register is set to 0
CLKi	
SINi	<u> </u>
SOUTI	
(2) When	the SMi4 bit in the SiC register is set to 1
CLKi	
SINi	
SOUTI	
i=3 and 4	
SMi5 = 2. When t	agram applies to the case where the SiC register bits are set as follows: · 0 (LSB first) and SMi6 = 1 (internal clock) the SMi6 bit is set to 1 (internal clock), a high level is output from the CLKi pin if not transferring data. he SMi6 bit is set to 1 (internal clock), a low level is output from the CLKi pin if not transferring data.

Figure 14.38 Polarity of Transfer Clock



14.2.3 Functions for Setting an SOUTI Initial Value

If the SMi6 bit in SiC register is set to 0 (external clock), the SOUTi pin output level can be fixed high or low when not transferring data. However, when transmitting data consecutively, the last bit (bit 0) value of the last transmitted data is retained between the sccessive data transmissions. **Figure 14.39** shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 14.39 SOUTI Initial Value Setting



15. A/D Converter

Note

Ports P04 to P07(AN04 to AN07), P10 to P13(AN20 to AN23) and P95 to P97(AN25 to AN27) are not available in 64-pin package. Do not use port P04 to P07(AN04 to AN07), P10 to P13(AN20 to AN23) and P95 to P97(AN25 to AN27) as analog input pins in 64-pin package.

The MCU contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107 (AN0 to AN7), P00 to P07 (AN00 to AN07), and P10 to P13, P93, P95 to P97 (AN20 to AN27), and P90 to P92 (AN30 to AN32). Similarly, ADTRG input shares the pin with P15. Therefore, when using these inputs, make sure the corresponding port direction bits are set to 0 (input mode).

When not using the A/D converter, set the VCUT bit to 0 (Vref unconnected), so that no current will flow from the Vref pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the ADi register bits for ANi, AN0i, AN2i (i = 0 to 7), and AN3i pins (i = 0 to 2). **Table 15.1** shows the A/D converter performance. **Figure 15.1** shows the A/D converter block diagram and **Figures 15.2** to **15.4** show the A/D converter associated with registers.

Table 15.1 A/D Converter	Terrormanee
Item	Performance
A/D Conversion Method	Successive approximation (capacitive coupling amplifier)
Analog Input Voltage (1)	0V to AVcc (Vcc)
Operating Clock ϕ AD ⁽²⁾	fAD/divided-by-2 or fAD/divided-by-3 or fAD/divided-by-4 or fAD/divided-by-6
	or fAD/divided-by-12 or fAD
Resolution	8-bit or 10-bit (selectable)
Integral Nonlinearity Error	When AVcc = Vref = 5V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution: ±3LSB
	When AVcc = Vref = 3.3V
	With 8-bit resolution: ±2LSB
	With 10-bit resolution: ±5LSB
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat
	sweep mode 1, simultaneous sample sweep mode and delayed trigger mode 0,1
Analog Input Pins	8 pins (AN0 to AN7) + 8 pins (AN00 to AN07) + 8 pins (AN20 to AN27) + 3 pins (AN30
	to AN32) (80-pin package)
	8 pins (AN0 to AN7) + 4 pins (AN00 to AN03) + 1 pin (AN24) + 3 pins (AN30 to AN32)
	(64-pin package)
Conversion Speed Per Pin	Without sample and hold function
	8-bit resolution: 49 (AD cycles, 10-bit resolution: 59 (AD cycles
	With sample and hold function
	8-bit resolution: 28 (AD cycles, 10-bit resolution: 33 (AD cycles

Table 15.1 A/D Converter Performance

NOTES:

- 1. Not dependent on use of sample and hold function.
- 2. Set the $\ensuremath{\varphi}AD$ frequency to 10 MHz or less.

Without sample-and-hold function, set the ϕ AD frequency to 250kHz or more.

With the sample and hold function, set the ϕ AD frequency to 1MHz or more.






Figure 15.1 A/D Converter Block Diagram




Figure 15.2 ADCON0 to ADCON2 Registers






Figure 15.3 ADTRGCON Register

Table 15.2 A/D Conversion Frequency Select

CKS2	CKS1	CKS0	ØAD	
0	0	0	fAD divided by 4	
0	0	1	fAD divided by 2	
0	1	0	fAD	
0	1	1		
1	0	0	fAD divided by 12	
1	0	1	fAD divided by 6	
1	1	0	fAD divided by 3	
1	1	1	- TAD divided by 3	

NOTE:

1. ØAD frequency must be under 10 MHz. Combination of the CKS0 bit in the ADCON0 register, the CKS1 bit in the ADCON1 register, and the CKS2 bit in the ADCON2 register selects ØAD.



b7 b6	b5 b4		b1 b0	Symbo ADSTA		After res	set	
				Bit Symbol	Bit Name		Function I	RW
				ADERR0	AN1 trigger status flag	AN0 1: AN1	trigger did not occur during conversion trigger occured during conversion	RW
				ADERR1	Conversion termination flag	1: Conv	version not terminated version terminated by r PB0 underflow	RW
				(b2)	Nothing is assigned. If necessary, set to 0. When read, its content is 0			
				ADTCSF	Delayed trigger sweep status flag0: Sweep not in progress1: Sweep in progress			RO
				ADSTT0	AN0 conversion status flag	0: AN0 conversion not in progress 1: AN0 conversion in progress		RO
			ADSTT1	AN1 conversion status flag	0: AN1 conversion not in progress 1: AN1 conversion in progress		RO	
			ADSTRT0	AN0 conversion completion status flag	0: AN0 conversion not completed 1: AN0 conversion completed		RW	
l				ADSTRT1	AN1 conversion completion status flag		conversion not completed conversion completed	RW
A/D R		er i (i=	(b8)	AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7	I Address 03C116 to 03C016 03C316 to 03C216 03C516 to 03C416 03C716 to 03C616 03C916 to 03C816 03CB16 to 03CA10 03CD16 to 03CC1 03CF16 to 03CE16	5 l 5 l 5 l 5 l 6 l 6 l	After Reset Jndefined Jndefined Jndefined Jndefined Jndefined Jndefined	
				Fu		ion	R	
				When the BITS bit in the Al register is 1 (10-bit mode)	DCON1	When the BITS bit in the ADCON1 register is 0 (8-bit mode)	R	
	L.			L.	Eight low-order bits of A/D conversion result		A/D conversion result	R
					Two high-order bits of A/D conversion resultWhen read, its content i undefined		When read, its content is undefined	R
								1 7

Figure 15.4 ADSTAT0 Register and AD0 to AD7 Registers

<u>b3 b2 t</u>		Symbol TB2SC	Address 039E16	After Reset X0000002	
	[Bit Symbol	Bit Name	Function	RW
		PWCON	Timer B2 reload timing switch bit ⁽²⁾	0: Timer B2 underflow 1: Timer A output at odd-numbered	RW
		IVPCR1	Three-phase output port SD control bit 1 (3, 4, 7)	 0: Three-phase output forcible cutoff by SD pin input (high impedance) disabled 1: Three-phase output forcible cutoff by SD pin input (high impedance) enabled 	RW
	[TB0EN	Timer B0 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode ⁽⁵⁾	RW
ו ו נ		TB1EN	Timer B1 operation mode select bit	0: Other than A/D trigger mode 1: A/D trigger mode ⁽⁵⁾	RW
		TB2SEL	Trigger select bit ⁽⁶⁾	0: TB2 interrupt 1: Underflow of TB2 interrupt generation frequency setting counter [ICTB2]	RW
		(b6-b5)	Reserved bits	Set to 0	RW
 		(b7)	Nothing is assigned. If no When read, its content is		_

- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. If the INV11 bit is 0 (three-phase mode 0) or the INV06 bit is 1 (triangular wave modulation mode), set this bit to 0 (timer B2 underflow).
- 3. When setting the IVPCR1 bit to 1 (three-phase output forcible cutoff by SD pin input enabled), Set the PD85 bit to 0 (= input mode).
- 4. Related pins are U(P80), Ū(P81), V(P72), ∇(P73), W(P74), Ŵ(P75). When a high-level ("H") signal is applied to the SD pin and set the IVPCR1 bit to 0 after forcible cutoff, pins U, \overline{U} , ∇ , ∇ , W, and \overline{W} are exit from the high-impedance state. If a low-level ("L") signal is applied to the SD pin, three-phase motor control timer output will be disabled (INV03=0). At this time, when the IVPCR1 bit is 0, pins U, D, V, ∇ , W, and \overline{W} become programmable I/O ports. When the IVPCR1 bit is set to 1, pins U, D, V, ∇ , W, and \overline{W} are placed in a high-impedance state regardless of which function of those pins is used.

5. When this bit is used in delayed trigger mode 0, set bits TB0EN and TB1EN to 1 (A/D trigger mode).

6. When setting the TB2SEL bit to 1 (underflow of TB2 interrupt generation frequency setting counter[ICTB2]), set the INV02 bit to 1 (three-phase motor control timer function).

Figure 15.5 TB2SC Register




15.1 Operating Modes


15.1.1 One-Shot Mode


In one-shot mode, analog voltage applied to a selected pin is once converted to a digital code. **Table 15.3** shows the one-shot mode specifications. **Figure 15.6** shows the operation example in one-shot mode. **Figure 15.7** shows registers ADCON0 to ADCON2 in one-shot mode.

Table 15.3	One-shot	Mode	Specifications
------------	----------	------	----------------

Item	Specification			
Function	Bits CH2 to CH0 in the ADCON0 register and registers ADGSEL1 and			
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to a			
	selected pin is once converted to a digital code			
A/D Conversion Start	When the TRG bit in the ADCON0 register is 0 (software trigger)			
Condition	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)			
	 When the TRG bit in the ADCON0 register is 1 (hardware trigger) 			
	The ADTRG pin input changes state from "H" to "L" after setting the			
	ADST bit to 1 (A/D conversion started)			
A/D Conversion Stop	• A/D conversion completed (If a software trigger is selected, the ADST bit is			
Condition	set to 0 (A/D conversion halted)).			
	Set the ADST bit to 0			
Interrupt Request Generation Timing	A/D conversion completed			
Analog Input Pin	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, AN30 to AN32			
Readout of A/D Conversion Result	Readout one of registers AD0 to AD7 that corresponds to the selected pin			











15.1.2 Repeat mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. **Table 15.4** shows the repeat mode specifications. **Figure 15.8** shows the operation example in repeat mode. **Figure 15.9** shows the ADCON0 to ADCON2 registers in repeat mode.

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and the ADGSEL1 to ADGSEL0 bits
	in the ADCON2 register select pins. Analog voltage applied to a selected pin
	is repeatedly converted to a digital code
A/D Conversion Start	When the TRG bit in the ADCON0 register is 0 (software trigger)
Condition	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	 When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select one pin from AN0 to AN7, AN00 to AN07, AN20 to AN27, and AN30 to AN32
Readout of A/D Conversion Result	Readout one of the AD0 to AD7 registers that corresponds to the selected pin










Figure 15.9 ADCON0 to ADCON2 Registers in Repeat Mode

15.1.3 Single Sweep Mode

In single sweep mode, analog voltages applied to the selected pins are converted one-by-one to a digital code. **Table 15.5** shows the single sweep mode specifications. **Figure 15.10** shows the operation example in single sweep mode. **Figure 15.11** shows the ADCON0 to ADCON2 registers in single sweep mode.

Item	Specification
Function	Bits SCAN1 to SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to the
	selected pins is converted one-by-one to a digital code
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	 When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	• A/D conversion completed(When selecting a software trigger, the ADST bit
	is set to 0 (A/D conversion halted)).
	Set the ADST bit to 0
Interrupt Request Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	ANo to AN7 (8 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of registers AD0 to AD7 that corresponds to the selected pin

Table 15.5	Single Sweep Mod	le Specifications
------------	------------------	-------------------

NOTE:

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.10 Operation Example in Single Sweep Mode




Figure 15.11 ADCON0 to ADCON2 Registers in Single Sweep Mode

15.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltages applied to the selected pins are repeatedly converted to a digital code. **Table 15.6** shows the repeat sweep mode 0 specifications. **Figure 15.12** shows the operation example in repeat sweep mode 0. **Figure 15.13** shows the ADCON0 to ADCON2 registers in repeat sweep mode 0.

Table 15.6	Repeat	Sweep	Mode	0 Specific	cations
------------	--------	-------	------	------------	---------

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to the
	selected pins is repeatedly converted to a digital code
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	 When the TRG bit in the ADCON0 register is 1 (Hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	AN₀ to AN⁊ (8 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of registers AD0 to AD7 that corresponds to the selected pin

NOTES:

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.12 Operation Example in Repeat Sweep Mode 0

RW

RW RW RW

RW

b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON0		After Reset 00000XXX2	
	Bit Symbol	Bit Name	Function	R۱
	CH0			R١
·	CH1	Analog input pin select bit	Invalid in repeat sweep mode 0	R
	CH2			R
	MD0	A/D operation mode	1 1: Repeat sweep mode 0 or	R١
	MD1	select bit 0	repeat sweep mode 1	R
	TRG	Trigger select bit	0: Software trigger 1: Hardware trigger (ADTRG trigger)	R
	ADST	A/D conversion start flag	0: A/D conversion disabled 1: A/D conversion started	R
	CKS0	Frequency select bit 0	See Table 15.2	R
NOTE: 1. If the ADCON0 registe /D Control Register 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +		Address	onversion result will be undefined. After Reset 0016	
	Bit Symbol	Bit Name	Function	R
	SCAN0	A/D sweep pin select bit ⁽²⁾	When repeat sweep mode 0 is selected, b1b0 0 0: AN0 to AN1 (2 pins)	R

1 1 1		Bit Symbol	Dit Maine	
		SCAN0	A/D sweep pin select bit ⁽²⁾	When repeat sweep mode 0 is selecte b1 b0 0 0: AN0 to AN1 (2 pins)
	· · · · ·	SCAN1		0 1: AN0 to AN3 (4 pins) 1 0: AN0 to AN5 (6 pins) 1 1: AN0 to AN7 (8 pins)
		MD2	A/D operation mode select bit 1	0: Other than repeat sweep mode 1
		BITS	8/10-bit mode select bit	0: 8-bit mode 1: 10-bit mode
		CKS1	Frequency select bit 1	See Table 15.2

NOTES:

1...

Vref connect Bit (3)

VCUT

(b7-b6)

If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
 AN00 to AN07, AN20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. Use bits ADGSEL1 and ADGSEL 0 in the ADCON2 register to select the desired pin.
 If the VCUT bit is reset from 0 (Vref unconnected) to 1 (Vref connected), wait for 1 μs or more before starting A/D conversion and another the same way as a conversion of the starting A/D conversion of the same way as a conversion of

Nothing is assigned. If necessary, set to 0. When read, the content is 0

1: Vref connected

conversion.

A/D Control Register 2⁽¹⁾

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 b1 b0	Symbol ADCON	Address 2 03D416	After Reset 0016	
		Bit Symbol	Bit Name	Function	RW
		SMP	A/D conversion method select bit	0: Without sample and hold 1: With sample and hold	RW
		ADGSEL0	A/D input group select bit	^{b2 b1} 0 0: Select port P10 group 0 1: Select port P9 group	RW
		ADGSEL1		1 0: Select port P0 group 1 1: Select port P1/P9 group	RW
			Reserved bit	Set to 0	RW
· · · · · · · · · · · · · · · · · · ·			Frequency select bit 2	See Table 15.2	RW
			Trigger select bit	Set to 0 in repeat sweep mode 0	RW
		(b7-b6)	Nothing is assigned. If nec When read, the content is 0		-

1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be undefined.

Figure 15.13 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0

15.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage is applied to the all selected pins are converted to a digital code, with mainly used in the selected pins. **Table 15.7** shows the repeat sweep mode 1 specifications. **Figure 15.14** shows the operation example in repeat sweep mode 1. **Figure 15.15** shows registers ADCON0 to ADCON2 in repeat sweep mode 1.

Table 15.7	Repeat	Sweep	Mode	1 \$	Specifications
------------	--------	-------	------	------	----------------

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register mainly select pins. Analog voltage applied
	to the all selected pins is repeatedly converted to a digital code
	Example : When selecting ANo
	Analog voltage is converted to a digital code in the following order
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	 When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST bit
	to 1 (A/D conversion started)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Request Generation Timing	None generated
Analog Input Pins Mainly	Select from AN0 (1 pins), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to
Used in A/D Conversions	AN3 (4 pins) ⁽¹⁾
Readout of A/D Conversion Result	Readout one of registers AD0 to AD7 that corresponds to the selected pin

NOTES:

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.14 Operation Example in Repeat Sweep Mode 1




Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1

15.1.6 Simultaneous Sample Sweep Mode

In simultaneous sample sweep mode, analog voltages applied to the selected pins are converted one-byone to a digital code. The input voltages of AN0 and AN1 are sampled simultaneously using two circuits of sample and hold circuit. **Table 15.8** shows the simultaneous sample sweep mode specifications. **Figure 15.16** shows the operation example in simultaneous sample sweep mode. **Figure 15.17** shows registers ADCON0 to ADCON2 and **Figure 15.18** shows ADTRGCON registers in simultaneous sample sweep mode. **Table 15.9** shows the trigger select bit setting in simultaneous sample sweep mode. In simultaneous sample sweep mode, Timer B0 underflow can be selected as a trigger by combining software trigger, ADTRG trigger, Timer B2 underflow, Timer B2 interrupt generation frequency setting counter underflow or A/D trigger mode of Timer B.

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and
	ADGSEL0 in the ADCON2 register select pins. Analog voltage applied
	to the selected pins is converted one-by-one to a digital code. At this time,
	the input voltage of AN0 and AN1 are sampled simultaneously.
A/D Conversion Start Condition	When the TRG bit in the ADCON0 register is 0 (software trigger)
	Set the ADST bit in the ADCON0 register to 1 (A/D conversion started)
	When the TRG bit in the ADCON0 register is 1 (hardware trigger)
	The trigger is selected by bits TRG1 and HPTRG0 (See Table 15.9)
	The ADTRG pin input changes state from "H" to "L" after setting the ADST
	bit to 1 (A/D conversion started)
	Timer B0, B2 or Timer B2 interrupt generation frequency setting counter
	underflow after setting the ADST bit to 1 (A/D conversion started)
A/D Conversion Stop Condition	A/D conversion completed (If selecting software trigger, the ADST bit is
	automatically set to 0).
	Set the ADST bit to 0 (A/D conversion halted)
Interrupt Generation Timing	A/D conversion completed
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),
	or AN₀ to AN⁊ (8 pins) ⁽¹⁾
Readout of A/D conversion result	Readout one of registers AN0 to AN7 that corresponds to the selected pin
NOTE:	

Table 15.8 Simultaneous Sample Sweep Mode Specifications

1. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.16 Operation Example in Simultaneous Sample Sweep Mode




Figure 15.17 ADCON0 to ADCON2 Registers in Simultaneous Sample Sweep Mode

	Function RV
	1 diffetion
	bus sample sweep mode or RV gger mode 0, 1
DTE A/D operation mode select 0: Other than bit 3	delayed trigger mode 0, 1 RV
HPTRG0 AN0 trigger select bit See Table 1	5.9 RV
HPTRG1 AN1 trigger select bit Set to 0 in simode	nultaneous sample sweep RV
(b7-b4) Nothing is assigned. If necessary, set to When read, the content is 0	0

Figure 15.18 ADTRGCON Register in Simultaneous Sample Sweep Mode

Table 15.9 Trigger Select Bit Setting in Simultaneous Sample Sweep Mode

	TRG	TRG1	HPTRG0	TRIGGER	
	0	-	-	Software trigger	
	1	-	1	Timer B0 underflow ⁽¹⁾	
Γ	1	0	0	ADTRG	
Γ	1	1 0		Timer B2 or Timer B2 interrupt generation frequency setting	
			5	counter underflow ⁽²⁾	

NOTES:

1. A count can be started for Timer <u>B2</u>, Timer B2 interrupt generation frequency setting counter underflow or the INT5 pin falling edge as count start conditions of Timer B0.

 Select Timer B2 or Timer B2 interrupt generation frequency setting counter using the TB2SEL bit in the TB2SC register.



15.1.7 Delayed Trigger Mode 0

In delayed trigger mode 0, analog voltages applied to the selected pins are converted one-by-one to a digital code. The delayed trigger mode 0 used in combination with A/D trigger mode of Timer B. The Timer B0 underflow starts a single sweep conversion. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the Timer B1 underflow is generated. When the Timer B1 underflow is generated, the single sweep conversion is restarted with the AN1 pin. **Table 15.10** shows the delayed trigger mode 0 specifications. **Figure 15.19** shows the operation example in delayed trigger mode 0. **Figures 15.20** and **15.21** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.22** shows registers ADCON0 to ADCON2 in delayed trigger mode 0. **Figure 15.23** shows the ADTRGCON register in delayed trigger mode 0 and **Table 15.11** shows the trigger select bit setting in delayed trigger mode 0.

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0
	in the ADCON2 register select pins. Analog voltage applied to the input voltage of
	the selected pins are converted one-by-one to the digital code. At this time, timer B0
	underflow generation starts ANo pin conversion. Timer B1 underflow generation
	starts conversion after the AN1 pin. ⁽¹⁾
A/D Conversion Start	ANo pin conversion start condition
	•When Timer B0 underflow is generated if Timer B0 underflow is generated again
	before Timer B1 underflow is generated , the conversion is not affected
	•When Timer B0 underflow is generated during A/D conversion of pins after the
	AN1 pin, conversion is halted and the sweep is restarted from the AN0 pin again
	AN1 pin conversion start condition
	•When Timer B1 underflow is generated during A/D conversion of the ANo pin, the
	input voltage of the AN1 pin is sampled. The AN1 conversion and the rest of the
	sweep start when AN ₀ conversion is completed.
A/D Conversion Stop	•When single sweep conversion from the AN0 pin is completed
Condition	•Set the ADST bit to 0 (A/D conversion halted) ⁽²⁾
Interrupt request	A/D conversion completed
generation timing	
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins)
	and AN₀ to AN⁊ (8 pins) ⁽³⁾
Readout of A/D conversion	Readout one of registers AN0 to AN7 that corresponds to the selected pins
result	

Table 15.10 Delayed Trigger Mode 0 Specifications

NOTES:

- 1. Set the larger value than the value of the timer B0 register to the timer B1 register. The count source for timer B0 and timer B1 must be the same.
- 2. Do not write 1 (A/D conversion started) to the ADST bit in delayed trigger mode 0. When write 1, unexpected interrupts may be generated.
- 3. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.






Figure 15.19 Operation Example in Delayed Trigger Mode 0







Figure 15.20 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 0 (1)



Example in Delayed Trigger Mode 0 (2)




Figure 15.22 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0

$\underbrace{\begin{array}{c cccccccccccccccccccccccccccccccccc$	Symbol ADTRG	Address CON 03D216	After Reset 00 ₁₆	
	Bit Symbol	Bit Name	Function	RW
	SSE	A/D operation mode select bit 2	Simultaneous sample sweep mode or delayed trigger mode 0, 1	RW
	DTE	A/D operation mode select bit 3	Delayed trigger mode 0, 1	RW
	HPTRG0	AN0 trigger select bit	See Table 15.11	RW
· · · · · · · · · · · · · · · · · · ·	HPTRG1	AN1 trigger select bit	See Table 15.11	RW
L	(b7-b4)	Nothing is assigned. If nec When read, the content is (-

Figure 15.23 ADTRGCON Register in Delayed Trigger Mode 0

Table 15.11 Trigger Select Bit Setting in Delayed Trigger Mode 0

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	0	1	1	Timer B0, B1 underflow



15.1.8 Delayed Trigger Mode 1

In delayed trigger mode 1, analog voltages applied to the selected pins are converted one-by-one to a digital code. When the input of the \overline{ADTRG} pin (falling edge) changes state from "H" to "L", a single sweep conversion is started. After completing the ANo pin conversion, the AN1 pin is not sampled and converted until the second \overline{ADTRG} pin falling edge is generated. When the second \overline{ADTRG} falling edge is generated, the single sweep conversion of the pins after the AN1 pin is restarted. **Table 15.12** shows the delayed trigger mode 1 specifications. **Figure 15.24** shows the operation example of delayed trigger mode 1. **Figure 15.25** and **15.26** show each flag operation in the ADSTAT0 register that corresponds to the operation example. **Figure 15.27** shows registers ADCON0 to ADCON2 in delayed trigger mode 1. **Figure 15.28** shows the ADTRGCON register in delayed trigger mode 1. **Table 15.13** shows the trigger select bit setting in delayed trigger mode 1.

Item	Specification		
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0		
	in the ADCON2 register select pins. Analog voltages applied to the selected		
	pins are converted one-by-one to a digital code. At this time, the ADTRG pin		
	falling edge starts AN ₀ pin conversion and the second ADTRG pin falling edge		
	starts conversion of the pins after AN1 pin		
A/D Conversion Start	ANo pin conversion start condition		
Condition	The ADTRG pin input changes state from "H" to "L" (falling edge) ⁽¹⁾		
	AN1 pin conversion start condition ⁽²⁾		
	The ADTRG pin input changes state from "H" to "L" (falling edge)		
	•When the second ADTRG pin falling edge is generated during A/D conversion of		
	the ANo pin, input voltage of AN1 pin is sampled or after at the time of ADTRG		
	falling edge. The conversion of AN1 and the rest of the sweep starts when AN0		
	conversion is completed.		
	•When the ADTRG pin falling edge is generated again during single sweep		
	conversion of pins after the AN1 pin, the conversion is not affected		
A/D Conversion Stop	•A/D conversion completed		
Condition	•Set the ADST bit to 0 (A/D conversion halted) ⁽³⁾		
Interrupt Request	Single sweep conversion completed		
Generation Timing			
Analog Input Pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins)		
	and AN₀ to AN⁊ (8 pins) ⁽⁴⁾		
Readout of A/D Conversion Result	Readout one of registers AN0 to AN7 that corresponds to the selected pins		

Table 15.12 Delayed Trigger Mode 1 Specifications

NOTES:

- Do not generate the next ADTRG pin falling edge after the AN1 pin conversion is started until all selected pins complete A/D conversion. When an ADTRG pin falling edge is generated again during A/D conversion, its trigger is ignored. The falling edge of ADTRG pin, which was input after all selected pins complete A/D conversion, is considered to be the next AN0 pin conversion start condition.
- 2. The ADTRG pin falling edge is detected synchronized with the operation clock fAD. Therefore, when the ADTRG pin falling edge is generated in shorter periods than fAD, the second ADTRG pin falling edge may not be detected. Do not generate the ADTRG pin falling edge in shorter periods than fAD.
- 3. Do not write 1 (A/D conversion started) to the ADST bit in delayed trigger mode 1. When write 1,unexpected interrupts may be generated.
- 4. AN00 to AN07, AN 20 to AN27, and AN30 to AN32 can be used in the same way as AN0 to AN7. However, all input pins need to belong to the same group.




Figure 15.24 Operation Example in Delayed Trigger Mode1






Figure 15.25 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (1)




Figure 15.26 Each Flag Operation in ADSTAT0 Register Associated with the Operation Example in Delayed Trigger Mode 1 (2)






Figure 15.27 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol ADTRG	Address CON 03D216	After Reset 0016	
	Bit Symbol	Bit Name	Function	RW
	SSE	A/D operation mode select bit 2	Simultaneous sample sweep mode or delayed trigger mode 0, 1	RW
	DTE	A/D operation mode select bit 3	Delayed trigger mode 0, 1	RW
	HPTRG0	AN0 trigger select bit	See Table 15.13	RW
	HPTRG1	AN1 trigger select bit	See Table 15.13	RW
	(b7-b4)	Nothing is assigned. If nec When read, the content is 0		-

Figure 15.28 ADTRGCON Register in Delayed Trigger Mode 1

Table 15.13 Trigger Select Bit Setting in Delayed Trigger Mode 1

TRG	TRG1	HPTRG0	HPTRG1	Trigger
0	1	0	0	ADTRG



15.2 Resolution Select Function

The BITS bit in the ADCON1 register determines the resolution. When the BITS bit is set to 1 (10-bit precision), the A/D conversion result is stored into bits 0 to 9 in the ADI register (i=0 to 7). When the BITS bit is set to 0 (8-bit precision), the A/D conversion result is stored into bits 7 to 0 in the ADI register.

15.3 Sample and Hold

When the SMP bit in the ADCON 2 register is set to 1 (with the sample and hold function), A/D conversion rate per pin increases to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. The sample and hold function is available in one-shot mode, repeat mode, single sweep mode, repeat sweep mode 0 and repeat sweep mode 1. In these modes, start A/D conversion after selecting whether the sample and hold circuit is to be used or not. In simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode, set to use the Sample and Hold function before starting A/D conversion.

15.4 Power Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the ADCON1 register isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to 1 (Vref connected) before setting the ADST bit in the ADCON0 register to 1 (A/D conversion started). Do not set the ADST bit and VCUT bit to 1 simultaneously, nor set the VCUT bit to 0 (Vref unconnected) during A/D conversion.



15.5 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in **Figure 15.29** has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, MCU's internal resistance be R, precision (error) of the A/D converter be X, and the A/D converter's resolution be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

VC is generally VC = VIN{1-
$$e^{-\frac{1}{c(R0+R)}}$$
 t
And when t = T, VC=VIN- $\frac{X}{Y}$ VIN=VIN(1- $\frac{X}{Y}$)
 $e^{-\frac{1}{c(R0+R)}}$ T = $\frac{X}{Y}$
 $-\frac{1}{C(R0+R)}$ T = ln $\frac{X}{Y}$
Hence, R0 = $-\frac{T}{C \cdot \ln \frac{X}{Y}} - R$

Figure 15.29 shows analog input pin and externalsensor equivalent circuit. When the difference between VIN and VC becomes 0.1 LSB, we find impedance R0 when voltage between pins. VC changes from 0 to VIN-(0.1/1024) VIN in timer T. (0.1/1024) means that A/D precision drop due to insufficient capacitor chage is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB. When f(XIN) = 10MHz, T=0.3µs in the A/D conversion mode with sample & hold. Output inpedance R0 for sufficiently charging capacitor C within time T is determined as follows.

T =
$$0.3\mu$$
s, R = $7.8k\Omega$, C = $1.5pF$, X = 0.1 , and Y = 1024 . Hence,

R0 = -
$$\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \cdot \ln \frac{0.1}{1024}}$$
 - 7.8 × 10³ ≅ 13.9 × 10³

Thus, the allowable output impedance of the sensor circuit capable of thoroughly driving the A/D converter turns out of be approximately 13.9k Ω .




Figure 15.29 Analog Input Pin and External Sensor Equivalent Circuit

16. Multi-master I²C bus Interface

The multi-master I²C bus interface is a serial communication circuit based on Philips I²C bus data transfer format, equipped with arbitration lost detection and synchronous functions. **Figure 16.1** shows a block diagram of the multi-master I²C bus interface and **Table 16.1** lists the multi-master I²C bus interface functions.

The multi-master I²C bus interface consists of the S0D0 register, the S00 register, the S20 register, the S3D0 register, the S4D0 register, the S10 register, the S2D0 register and other control circuits.

Figures 16.2 to 16.8 show the registers associated with the multi-master $\mathsf{I}^2\mathsf{C}$ bus.


Item	Function				
Format	Based on Philips I ² C bus standard:				
	7-bit addressing format				
	High-speed clock mode				
	Standard clock mode				
Communication mode	Based on Philips I ² C bus standard:				
	Master transmit				
	Master receive				
	Slave transmit				
	Slave receive				
SCL clock frequency	16.1kHz to 400kHz (at Viic ⁽¹⁾ = 4MHz)				
I/O pin	Serial data line SDAмм(SDA)				
	Serial clock line SDLMM(SCL)				

Table 16.1 Multi-master I²C bus interface functions

NOTE:

1. VIIC=I²C system clock








Figure 16.2 S0D0 Register






Figure 16.3 S00 and S20 Registers



	Symbol S1D0	Address 02E316	After Reset 0016	
	Bit Symbo	Bit Name	Function	RW
	BC0	Bit counter (Number of transmit/receive bits) ⁽¹⁾	b2 b1 b0 0 0 0: 8 0 0 1: 7	RW
· · · · · · · · · · · · · · · · · · ·	BC1		0 1 0: 6 0 1 1: 5 1 0 0: 4	RW
	ВС2		1 0 1: 3 1 1 0: 2 1 1 1: 1	RW
	ES0	I ² C bus interface enable bit	0: Disabled 1: Enabled	RW
	ALS	Data format select bit	0: Addressing format 1: Free data format	RW
	(b5)	Reserved bit	Set to 0	RW
	IHR	I ² C bus interface reset bit	0: Reset release (automatic) 1: Reset	RW
	TISS	I ² C bus interface pin input level select bit	0: I ² C bus input 1: SMBUS input	RW

Figure 16.4 S1D0 Register



Г

b7 b6 b5 t	b4 b3 b2 b1 b0	Symbo S10	Address 02E816	After Reset 0001000X2	
		Bit Symbol	Bit Name	Function	RW
		LRB	Last receive bit	0: Last bit = 0 1: Last bit = 1	RO ⁽¹
		ADR0	General call detecting flag	0: No general call detected 1: General call detected	RO ⁽¹⁾
		AAS	Slave address comparison flag	0: No address matched 1: Address matched	RO ⁽¹
	·	AL	Arbitration lost detection flag	0: Not detected 1: Detected	RO ⁽²⁾
		PIN	I ² C bus interface interrupt request bit	0: Interrupt request issued 1: No interrupt request issued	RO ⁽²⁾
		BB	Bus busy flag	0: Bus free 1: Bus busy	RO ⁽¹⁾
		TRX	Communication mode select bits 0	0: Receive mode 1: Transmit mode	RW ⁽³
		MST	Communication mode select bit 1	0: Slave mode 1: Master mode	RW ⁽³

Read only. If necessary, set to 0.
 To write to these bits, refer to 16.9 START Condition Generation Method and 16.11 STOP Condition Generation Method.

Figure 16.5 S10 Register



b7 b6 b5 b4 b3 b2 b1 b0] Symbo S3D0	Address 02E616	After Reset 001100002	
	Bit Symbol	Bit Name	Function	RW
	SIM	The interrupt enable bit for STOP condition detection	 Disable the I²C bus interface interrupt of STOP condition detection Enable the I²C bus interface interrupt of STOP condition detection 	RW
	WIT	The interrupt enable bit for data receive completion	 0: Disable the I²C bus interface interrupt of data receive completion 1: Enable the I²C bus interface interrupt of data receive completion When setting NACK 	RW
		SDA/port function switch	(ACK bit = 0), write 0	
	PED	bit ⁽¹⁾	0: SDA I/O pin 1: Port output pin	RW
	PEC	Sc⊔/port function switch bit ⁽¹⁾	0: ScL I/O pin 1: Port output pin	RW
	SDAM	The logic value monitor bit of SDA output	0: SDA output logic value = 0 1: SDA output logic value = 1	RC
	SCLM	The logic value monitor bit of Sc∟ output	0: ScL output logic value = 0 1: ScL output logic value = 1	RC
· · · · · · · · · · · · · · · · · · ·	ICK0	I ² C bus system clock selection bits,	b7 b6 0 0 : VIIC =1/2 fIIC 0 1 : VIIC =1/4 fIIC	RW
	ICK1	if bits ICK4 to ICK2 in the S4D0 register is 0002	1 0 : VIIC = 1/4 IIIC 1 0 : VIIC = 1/8 fiic 1 1 : Reserved (2)	RW

NOTE:

 Bits PED and PEC are enabled when the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled).
 When the PCLK0 bit in the PCLKR register is set to 0, filc=f2. When the PCLK0 bit in the PCLKR register is set to 1, fiic=f1.

Figure 16.6 S3D0 Register



b7 b6 b5	b4 b3 b2 b1 b0	Symbol S4D0	Addres 02E716		
		Bit Symbol	Bit Name	Function	RW
		TOE	Time out detection function enable bit	0: Disabled 1: Enabled	RW
	· · · · ·	TOF	Time out detection flag	0: Not detected 1: Detected	RO
		TOSEL	Time out detection time select bit	0: Long time 1: Short time	RW
		ICK2	I ² C bus system clock select bits	b5 b4 b3 0 0 0 Viic set by ICK1 and ICK0 bits in S3D0 register	RW
	/ 	ІСКЗ		0 0 1 Viic = 1/2.5 fiic 0 1 0 Viic = 1/3 fiic	RW
	ICK4		$\begin{array}{cccc} 0 & 1 & 1 & ViiC = 1/5 \mbox{ fuc} \\ 1 & 0 & 0 & ViiC = 1/6 \mbox{ fuc} & (1) \\ Do not set other than the above values \end{array}$	RW	
	(b6)	Reserved bit	Set to 0	RW	
		SCPIN	STOP condition detection interrupt request bit	0: No I ² C bus interface interrupt request 1: I ² C bus interface interrupt request	RW

Figure 16.7 S4D0 Register



b7 b6 b5 b4 b3 b2 b1 b0	Symbo S2D0		After Reset 000110102	
	Bit Symbol	Bit Name	Function	RV
	- SSC0			RV
	SSC1		Sotting for detection condition	RV
	SSC2	START/STOP condition setting bits ⁽¹⁾	Setting for detection condition of START/STOP condition. See Table 16.2	RV
	SSC3			RV
	SSC4			RV
	SIP	ScL/SDA interrupt pin polarity select bit	0: Active in falling edge 1: Active in rising edge	RV
	SIS	ScL/SDA interrupt pin select bit	0: SDA enabled 1: ScL enabled	RV
	STSPSEL	START/STOP condition generation select bit	0: Short setup/hold time mode 1: Long setup/hold time mode	RV

Figure 16.8 S2D0 Register

Table 16.2 Recommended setting (SSC4-SSC0) start/stop condition at each oscillation frequency

			,			
Oscillation	I ² C bus system	I ² C bus system	SSC4-SSC0 ⁽¹⁾	SCL release	Setup time	Hold time
f1 (MHz)	clock select	clock(MHz)		time (cycle)	(cycle)	(cycle)
10	1 / 2 _{f1} (2)	5	XXX11110	6.2 μs (31)	3.2 μs (16)	3.0 µs (15)
8	1 / 2f1 ⁽²⁾	4	XXX11010	6.75 μs(27)	3.5 µs (14)	3.25 μs(13)
			XXX11000	6.25 μs(25)	3.25 μs (13)	3.0 μs (12)
8	1 / 8f1 ⁽²⁾	1	XXX00100	5.0 μs (5)	3.0 µs (3)	2.0 μs (2)
4	1 / 2f1 ⁽²⁾	2	XXX01100	6.5 μs (13)	3.5 μs (7)	3.0 μs (6)
			XXX01010	5.5 μs (11)	3.0 µs (6)	2.5 μs (5)
2	1 / 2f1 ⁽²⁾	1	XXX00100	5.0 μs (5)	3.0 µs (3)	2.0 µs (2)

NOTES:

1. Do not set odd values or 000002 to START/STOP condition setting bits (SSC4 to SSC0)

2. When the PCLK0 bit in the PCLKR register is set to 1.

16.1 I²C0 Data Shift Register (S00 register)

The S00 register is an 8-bit data shift register to store a received data and to write a transmit data. When a transmit data is written to the S00 register, the transmit data is synchronized with a SCL clock and the data is transferred from bit 7. Then, every one bit of the data is transmitted, the register's content is shifted for one bit to the left. When the SCL clock and the data is imported into the S00 register from bit 0. Every one bit of the data is shifted for one bit to the left. When the SCL clock and the data is shifted for one bit to the left. Figure 16.9 shows the timing to store the receive data to the S00 register.

The S00 register can be written when the ES0 bit in the S1D0 register is set to 1 (I²C0 bus interface enabled). If the S00 register is written when the ES0 bit is set to 1 and the MST bit in the S10 register is set to 1 (master mode), the bit counter is reset and the SCL clock is output. Write to the S00 register when the START condition is generatedor when an "L" signal is applied to the SCL pin. The S00 register can be read anytime regardless of the ES0 bit value.




Figure 16.9 The Receive Data Storing Timing of S00 Register

16.2 I²C0 Address Register (S0D0 register)

The S0D0 register consists of bits SAD6 to SAD0, total of 7. At the addressing is formatted, slave address is detected automatically and the 7-bit received address data is compared with the contents of bits SAD6 to SAD0.



16.3 I²C0 Clock Control Register (S20 register)

The S20 register is used to set the ACK control, SCL mode and the SCL frequency.

16.3.1 Bits 0 to 4: SCL Frequency Control Bits (CCR0–CCR4)

These bits control the SCL frequency. See Table 16.3 .

16.3.2 Bit 5: SCL Mode Specification Bit (FAST MODE)

The FAST MODE bit selects SCL mode. When the FAST MODE bit is set to 0, standard clock mode is entered. When it is set to 1, high-speed clock mode is entered.

When using the high-speed clock mode I^2C bus standard (400 kbit/s maximum) to connect buses, set the FAST MODE bit to 1 (select SCL mode as high-speed clock mode) and use the I^2C bus system clock (VIIC) at 4 MHz or more frequency.

16.3.3 Bit 6: ACK Bit (ACKBIT)

The ACKBIT bit sets the SDA status when an ACK clock⁽¹⁾ is generated. When the ACKBIT bit is set to 0, ACK is returned and te clock applied to SDA becomes "L" when ACK clock is generated. When it is set to 1, ACK is not returned and the clock clock applied to SDA maintains "H" at ACK clock generation.

When the ACKBIT bit is set to 0, the address data is received. When the slave address matches with the address data, SDA becomes "L" automatically (ACK is returned). When the slave address and the address data are not matched, SDA becomes "H" (ACK is not returned).

NOTE:

1. ACK clock: Clock for acknowledgment

16.3.4 Bit 7: ACK Clock Bit (ACK-CLK)

The ACK-CLK bit set a clock for data transfer acknowledgement. When the ACK-CLK bit is set to 0, ACK clock is not generated after data is transferred. When it is set to 1, a master generates ACK clock every one-bit data transfer is completed. The device, which transmits address data and control data, leave SDA pin open (apply "H" signal to SDA) when ACK clock is generated. The device which receives data, receives the generated ACKBIT bit.

NOTE:

1.Do not rewrite the S20 register, other than the ACKBIT bit during data transfer. If data is written to other than the ACKBIT bit during transfer, the I²C bus clock circuit is reset and the data may not be transferred successfully.



Setting	value o	f CCR4	to CCF	20	SCL frequency (at VIIC=4I	MHz, unit : kHz) (1)
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	_ (2)	333
0	0	1	0	0	_ (2)	250
0	0	1	0	1	100	400 (3)
0	0	1	1	0	83.3	166
\downarrow	\downarrow	\downarrow	\downarrow	Ļ	500 / CCR value (3)	1000 / CCR value ⁽³⁾
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

Table 16.3 Setting values of S20 register and SCL frequency

NOTES:

- The duty of the SCL clock output is 50 %. The duty becomes 35 to 45 % only when high-speed clock mode is selected and the CCR value = 5 (400 kHz, at VIIC = 4 MHz). "H" duration of the clock fluctuates from -4 to +2 l²C system clock cycles in standard clock mode, and fluctuates from -2 to +2 l²C system clock cycles in high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because the "L" is extended instead of "H" reduction. These are the values when the SCL clock synchronization by the synchronous function is not performed. The CCR value is the decimal notation value of the CCR4 to CCR0 bits.
- **2.** Each value of the SCL frequency exceeds the limit at VIIC = 4 MHz or more. When using these setting values, use VIIC = 4 MHz or less. Refer to **Figure 16.6**.
- 3. The data formula of SCL frequency is described below:

VIIC/(8 x CCR value) Standard clock mode

VIIC/(4 x CCR value) High-speed clock mode (CCR value \neq 5)

VIIC/(2 x CCR value) High-speed clock mode (CCR value = 5)

Do not set 0 to 2 as the CCR value regardless of the VIIC frequency. Set 100 kHz (max.) in standard clock mode and 400 kHz (max.) in high-speed clock mode to the SCL frequency by setting the CCR4 to CCR0 bits.



16.4 I²C0 Control Register 0 (S1D0)

The S1D0 register controls data communication format.

16.4.1 Bits 0 to 2: Bit Counter (BC0-BC2)

Bits BC2 to BC0 decide how many bits are in one byte data transferred next. After the selected numbers of bits are transferred successfully, I²C bus interface interrupt request is gnerated and bits BC2 to BC0 are reset to 0002. At this time, if the ACK-CLK bit in the S20 register is set to 1 (with ACK clock), one bit for ACK clock is added to the numbers of bits selected by the BC2 to BC0 bits. In addition, bits BC2 to BC0 become 0002 even though the START condition is detected and the

address data is transferred in 8 bits.

16.4.2 Bit 3: I²C Interface Enable Bit (ES0)

The ES0 bit enables to use the multi-master I^2C bus interface. When the ES0 bit is set to 0, I^2C bus interface is disabled and the SDA and SCL pins are placed in a high-h-impedance state. When the ES0 bit is set to 1, the interface is enabled.

When the ES0 bit is set to 0, the process is followed.

1)The bits in the S10 register are set as MST = 0, TRX = 0, PIN = 1, BB = 0, AL = 0, AAS = 0, ADR0 = 0

2)The S00 register cannot be written.

3)The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)

4)The I²C system clock (VIIC) stops counting while the internal counter and flags are reset.

16.4.3 Bit 4: Data Format Select Bit (ALS)

The ALS bit determines whether the salve address is recognized. When the ALS bit is set to 0, an addressing format is selected and a address data is recognized. Only if the comparison is matched between the slave address stored into the S0D0 register and the received address data or if the general call is received, the data is transferred. When the ALS bit is set to 1, the free data format is selected and the slave address is not recognized.

16.4.4 Bit 6: I²C bus Interface Reset Bit (IHR)

The IHR bit is used to reset the I²C bus interface circuit when the error communication occurs.

When the ES0 bit in the S1D0 register is set to 1 (I^2C bus interface is enabled), the hardware is reset by writing 1 to the IHR bit. Flags are processed as follows:

1)The bits in the S10 register are set as MST = 0, TRX = 0, PIN to 1, BB = 0, AL = 0, AAS = 0, and ADR0 = 0

2)The TOF bit in the S4D0 register is set to 0 (time-out detection flag is not detected)

3)The internal counter and flags are reset.

The I^2C bus interface circuit is reset after 2.5 VIIC cycles or less, and the IHR bit becomes 0 automatically by writing 1 to the IHR bit. **Figure 16.10** shows the reset timing.

16.4.5 Bit 7: I²C bus Interface Pin Input Level Select Bit (TISS)

The TISS bit selects the input level of the SCL and SDA pins for the multi-master I^2C bus interface. When the TISS bit is set to 1, the P20 and P21 become the SMBus input level.




Figure 16.10 The timing of reset to the I²C bus interface circuit



16.5 I²C0 Status Register (S10 register)

The S10 register monitors the l^2C bus interface status. When using the S10 register to check the status, use the 6 low-order bits for read only.

16.5.1 Bit 0: Last Receive Bit (LRB)

The LRB bit stores the last bit value of received data. It can also be used to confirm whether ACK is received. If the ACK-CLK bit in the S20 register is set to 1 (with ACK clock) and ACK is returned when the ACK clock is generated, the LRB bit is set to 0. If ACK is not returned, the LRB bit is set to 1. When the ACK-CLK bit is set to 0 (no ACK clock), the last bit value of received data is input. When writing data to the S00 register, the LRB bit is set to 0.

16.5.2 Bit 1: General Call Detection Flag (ADR0)

When the ALS bit in the S1D0 register is set to 0 (addressing format), this ADR0 flag is set to 1 by receiving the general calls⁽¹⁾, whose address data are all 0, in slave mode.

The ADR0 flag is set to 0 when STOP or START conditions is detected or when the IHR bit in the S1D0 register is set to 1 (reset).

NOTE:

1. General call: A master device transmits the general call address 0016 to all slaves. When the master device transmits the general call, all slave devices receive the controlled data after general call.

16.5.3 Bit 2: Slave Address Comparison Flag (AAS)

The AAS flag indicates a comparison result of the slave address data after enabled by setting the ALS bit in the S1D0 register to 0 (addressing format).

The AAS flag is set to 1 when the 7 bits of the address data are matched with the slave address stored into the S0D0 register, or when a general call is received, in slave receive mode. The AAS flag is set to 0 by writing data to the S00 register. When the ES0 bit in the S1D0 register is set to 0 (I^2C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AAS flag is also set to 0.

16.5.4 Bit 3: Arbitration Lost Detection Flag (AL)⁽¹⁾

In master transmit mode, if an "L" signal is applied to the SDA pin by other than the MCU, the AL flag is set to 1 by determining that the arbitration is los and the TRX bit in the S10 register is set to 0 (receive mode) at the same time. The MST bit in the S10 register is set to 0 (slave mode) after transferring the bytes which lost the arbitration.

The arbitration lost can be detected only in master transmit mode. When writing data to the S00 register, the AL flag is set to 0. When the ES0 bit in the S1D0 register is set to 0 (I^2C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the AL flag is set to 0.

NOTE:

1. Arbitration lost: communication disabled as a master



16.5.5 Bit 4: I²C bus Interface Interrupt Request Bit (PIN)

The PIN bit generates an I^2C bus interface interrupt request signal. Every one byte data is ransferred, the PIN bit is changed from 1 to 0. At the same time, an I^2C bus interface interrupt request is generated. The PIN bit is synchronized with the last clock of the internal transfer clock (when ACK-CLK=1, the last clock is the ACK clock: when the ACK-CLK=0, the last clock is the 8th clock) and it becomes 0. The interrupt request is generated on the falling edge of the PIN bit. When the PIN bit is set to 0, the clock applied to SCL maintains "L" and further clock generation is disabled. When the ACK-CLK bit is set to 1 and the WIT bit in the S3D0 register is set to 1 (enable the I^2C bus interface interrupt of data receive completion). The PIN bit is synchronized with the last clock and the falling edge of the ACK clock. Then, the PIN bit is set to 0 and I^2C bus interface interrupt request is generated. Figure 16.11 shows the timing of the I^2C bus interface interrupt request generation.

The PIN bit is set to 1 in one of the following conditions:

•When data is written to the S00 register

•When data is written to the S20 register (when the WIT bit is set to 1 and the internal WAIT flag is set to 1)

•When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled)

•When the IHR bit in the S1D0 register is set to 1(reset)

The PIN bit is set to 0 in one of the following conditions:

•With completion of 1-byte data transmit (including a case when arbitration lost is detected)

•With completion of 1-byte data receive

•When the ALS bit in the S1D0 register is set to 0 (addressing format) and slave address is matched or general call address is received successfully in slave receive mode

•When the ALS bit is set to 1 (free format) and the address data is received successfully in slave receive mode

16.5.6 Bit 5: Bus Busy Flag (BB)

The BB flag indicates the operating conditions of the bus system. When the BB flag is set to 0, a bus system is not in use and a START condition can be generated. The BB flag is set and reset based on an input signal of the SCL and SDA pins either in master mode or in slave mode. When the START condition is detected, the BB flag is set to 1. On the other hand, when the STOP condition is detected, the BB flag is set to 0. Bits SSC4 to SSC0 in the S2D0 register decide to detect between the START condition and the STOP condition. When the ES0 bit in the S1D0 register is set to 0 (I²C bus interface disabled) or when the IHR bit in the S1D0 register is set to 1 (reset), the BB flag is set to 0. Refer to **16.9 START Condition Generation Method and 16.11 STOP Condition Generation Method**.




Figure 16.11 Interrupt request signal generation timing



16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)

This TRX bit decides a transfer direction for data communication. When the TRX bit is set to 0, receive mode is entered and data is received from a transmit device. When the TRX bit is set to 1, transmit mode is entered, and address data and control data are output to the SDAMM, synchronized with a clock generated in the SCLMM.

The TRX bit is set to 1 automatically in the following condition:

•In slave mode, when the ALS in the S1D0 register to 0(addressing format), the AAS flag is set to

1 (address match) after the address data is received, and the received R/W bit is set to 1 The TRX bit is set to 0 in one of the following conditions:

•When an arbitration lost is detected

•When a STOP condition is detected

•When a START condition is detected

•When a START condition is disabled by the START condition duplicate protect function ⁽¹⁾

•When the MST bit in the S10 register is set to 0(slave mode) and a start condition is detected

•When the MST bit is set to 0 and the ACK non-return is detected

•When the ES0 bit is set to 0(I²C bus interface disabled)

•When the IHR bit in the S1D0 register is set to 1(reset)

16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

The MST bit selects either master mode or slave mode for data communication. When the MST bit is set to 0, slave mode is entered and the START/STOP condition generated by a master device are received. The data communication is synchronized with the clock generted by the master. When the MST bit is set to 1, master mode is entered and the START/STOP condition is generated.

Additionally, clocks required for the data communication are generated on the SCLMM.

The MST bit is set to 0 in one of the following conditions.

•After 1-byte data of a master whose arbtration is lost if arbitration lost is detected

•When a STOP condition is detected

•When a START condition is detected

•When a start condition is disabled by the START condition duplicate protect function ⁽¹⁾

•When the IHR bit in the S1D0 register is set to 1(reset)

•When the ES0 bit is set to 0(I²C bus interface disabled)

NOTE:

1. START condition duplicate protect function:

When the START condition is generated, after confirming that the BB flag in the S1D0 register is set to 0 (bus free), all the MST, TRX and BB flags are set to 1 at the same time. However, if the BB flag is set to 1 immediately after the BB flag setting is confirmed because a START condition is generated by other master device, bits MST and TRX cannot be written. The duplicate protect function is valid from the rising edge of the BB flag until slave address is received. Refer to **16.9 START Condition Generation Method** for details.



16.6 I²C0 Control Register 1 (S3D0 register)

The S3D0 register controls the I²C bus interface circuit.

16.6.1 Bit 0 : Interrupt Enable Bit by STOP Condition (SIM)

The SIM bit enables the I^2C bus interface interrupt request by detecting a STOP condition. If the SIM bit is set to 1, the I^2C bus interface interrupt request is generated by the STOP condition detect (no need to change in the PIN flag).

16.6.2 Bit 1: Interrupt Enable Bit at the Completion of Data Receive (WIT)

If the WIT bit is set to 1 while the ACK-CLK bit in the S20 register is set to 1 (ACK clock), the I²C bus interface interrupt request is generated and the PIN bit is set to 1 at the falling edge of the last data bit clock. Then an "L" signal is applied to the SCLMM and the ACK clock generation is controlled. **Table 16.4** and **Figure 16.12** show the interrupt generation timing and the procedure of communication restart. After the communication is restarted, the PIN bit is set to 0 again, synchronized with the falling edge of the ACK clock, and the I²C bus interface interrupt request is generated.

I ² C bus Interface Interrupt Generation Timing	Procedure of Communication Restart
1) Synchronized with the falling edge of the	Set the ACK bit in the S20 register.
last data bit clock	Set the PIN bit to 1.
	(Do not write to the S00 register. The ACK clock
	operation may be unstable.)
2) Synchronized with the falling edge of the	Set the S00 register
ACK clock	

The internal WAIT flag can be read by reading the WIT bit. The internal WAIT flag is set to 1 after writing data to the S00 register and it is set to 0 after writing to the S20 register.

Consequently, the I^2C bus interface interrupt request generated by the timing 1) or 2) can be determined. (See **Figure 16.12**)

When the data is transmitted and the address data is received immediately after the START condition, the WAIT flag remains 0 regardless of the WIT bit setting, and the I²C bus interface interrupt request is only generated at the falling edge of the ACK clock. Set the WIT bit to 0 when the ACK-CLK bit in the S20 register is set to 0 (no ACK clock).



SCL	7 clock	8 clock	ACI		1 c	ock		
SDA	7 bit	8 bit	АСК Ь) 1 bi	: X		
ACKBIT bit	,				/ \			
-								
PIN flag								
Internal WAIT flag								
I ² C bus interface								
The writing signal of								
the S00 register		L H _ d						
receive mode, ACK	bit = 1 WIT	bit = 1 8 clock		ACK clock				
receive mode, ACK							1 bit	 X
receive mode, ACK	7 clock	8 clock] _X				1 bit	X
receive mode, ACK	7 clock	8 clock					1 bit	X X
receive mode, ACK	7 clock	8 clock					1 bit	X X
receive mode, ACK	7 clock	8 clock	1)		2)			X X
receive mode, ACK	7 clock	8 clock	1)		2)		1 bit	X

Figure 16.12 The timing of the interrupt generation at the completion of the data receive

16.6.3 Bits 2,3 : Port Function Select Bits PED, PEC

If the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled), the SDAMM functions as an output port. When the PED bit is set to 1 and the SCLMM functions as an output port when the PEC bit is set to 1. Then the setting values of bits P2_0 and P2_1 in the port P2 register are output to the I²C bus, regardless of he internal SCL/SDA output signals. (SCL/SDA pins are onnected to I²C bus interface circuit)

The bus data can be read by reading the port pi direction register in input mode, regardless of the setting values of the PED and PEC bits. **Table 16.5** shows the port specification.

Pin Name	ES9 Bit	PED Bit	P20 Port Direction Register	Function
	0	-	0/1	Port I/O function
P20	1	0	-	SDA I/O function
	1	1	-	SDA input function, port output function
Pin Name	ES0 Bit	PEC Bit	P21 Port Direction Register	Function
	0	-	0/1	Port I/O function
P21	1	0	-	ScL I/O function
	1	1	-	ScL input function, port output funcion

Table 16.5 Port specifications



16.6.4 Bits 4,5 : SDA/SCL Logic Output Value Monitor Bits SDAM/SCLM

Bits SDAM/SCLM can monitor the logic value of the SDA and SCL output signals from the I²C bus interface circuit. The SDAM bit monitors the SDA output logic value. The SCLM bit monitors the SCL output logic value. The SDAM and SCLM bits are read-only. If necessary, set them to 0.

16.6.5 Bits 6,7 : I²C System Clock Select Bits ICK0, ICK1

The ICK1 bit, ICK0 bit, bits ICK4 to ICK2 in the S4D0 register, and the PCLK0 bit in the PCLKR register can select the system clock (VIIC) of the I^2C bus interface circuit.

The I²C bus system clock VIIC can be selected among 1/2 filc, 1/2.5 filc, 1/3 filc, 1/4 filc, 1/5 filc, 1/6 filc and 1/8 filc. filc can be selected between f1 and f2 by the PCLK0 bit setting.

I3CK4[S4D0]	ICK3[S4D0]	ICK2[S4D0]	ICK1[S3D0]	ICK0[S3D0]	I ² C system clock		
0	0	0	0	0	VIIC = 1/2 fIIC		
0	0	0	0	1	VIIC = 1/4 fIIC		
0	0	0	1	0	VIIC = 1/8 fIIC		
0	0	1	Х	Х	VIIC = 1/2.5 fIIC		
0	1	0	Х	Х	VIIC = 1/3 fIIC		
0	1	1	Х	Х	VIIC = 1/5 fIIC		
1	0	0	Х	Х	VIIC = 1/6 fIIC		

Table 16.6 I²C system clock select bits

(Do not set the combination other than the above)

16.6.6 Address Receive in STOP/WAIT Mode

When WAIT mode is entered after the CM02 bit in the CM0 register is set to 0 (do not stop the peripheral function clock in wait mode), the I^2C bus interface circuit can receive address data in WAIT mode. However, the I^2C bus interface circuit is not operated in STOP mode or in low power consumption mode, because the I^2C bus system clock VIIC is not supplied.



16.7 I²C0 Control Register 2 (S4D0 Register)

The S4D0 register controls the error communication detection.

If the SCL clock is stopped counting dring data transfer, each device is stopped, staying online. To avoid the situation, the I^2C bus interface circuit has a function to detect the time-out when the SCL clock is stopped in high-level ("H") state for a specific period, and to generate an I^2C bus interface interrupt request. See **Figure 16.13**.




Figure 16.13 The timing of time-out detection



16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE)

The TOE bit enables the time-out detection function. When the TOE bit is set to 1, time-out is detected and the I^2C bus interface interrupt request is generated when the following conditions are met.

1) the BB flag in the S10 register is set to 1 (bus busy)

2) the SCL clock stops for time-out detection period while high-level ("H") signal is maintained (see **Table 16.7**)

The internal counter measures the time-out detection time and the TOSEL bit selects between two modes, long time and short time. When time-out is detected, set the ES0 bit to 0 (I²C bus interface disabled) and reset the counter.

16.7.2 Bit1: Time-Out Detection Flag (TOF)

The TOF flag indicates the time-out detection. If the internal counter which measures the time-out period overflows, the TOF flag is set to 1 and the I^2C bus interface interrupt request is generated at the same time.

16.7.3 Bit2: Time-Out Detection Period Select Bit (TOSEL)

The TOSEL bit selects time-out detection period from long time mode and short time mode. When the TOSEL bit is set to 0, long time mode is selected. When it is set to 1, short time mode is selected, respectively. The internal counter increments as a 16-bit counter in long time mode, while the counter increments as a 14-bit counter in short time mode, based on the I²C system clock (VIIC) as a counter source. **Table 16.7** shows examples of time-out detection period.

	Time-out Detection Teriou	(onit: ms)
VIIC(MHz)	Long time mode	Short time mode
4	16.4	4.1
2	32.8	8.2
1	65.6	16.4

Table 16.7 Examples of Time-out Detection Period (Unit: ms)

16.7.4 Bits 3,4,5: I²C System Clock Select Bits (ICK2-4)

Bits ICK4 to ICK2, and bits ICK1 and ICK0 in the S3D0 register, and the PCLK0 bit in the PCLKR register select the system clock (VIIC) of the I^2 C bus interface circuit. See **Table 16.6** for the setting values.

16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN)

The SCPIN bit monitors the stop condition detection interrupt. The SCPIN bit is set to 1 when the I^2C bus interface interrupt is generated by detecting the STOP condition. When this bit is set to 0 by program, it becomes 0. However, no change occurs even if it is set to 1.



16.8 I²C0 START/STOP Condition Control Register (S2D0 Register)

The S2D0 register controls the START/STOP condition detections.

16.8.1 Bit0-Bit4: START/STOP Condition Setting Bits (SSC0-SSC4)

The SCL release time and the set-up and hold times are mesured on the base of the I²C bus system clock (VIIC). Therefore, the detection conditions changes, depending on the oscillation frequency (XIN) and the I²C bus system clock select bits. It is necessary to set bits SSC4 to SSC0 to the appropriate value to set the SCL release time, the set-up and hold times by the system clock frequency (See **Table 16.10**). Do not set odd numbers or 000002 to bits SSC4 to SSC0. **Table 16.2** shows the reference value to bits SSC4 to SSC0 at each oscillation frequency in standard clock mode. The detection of START/STOP conditions starts immediately after the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled).

16.8.2 Bit5: SCL/SDA Interrupt Pin Polarity Select Bit (SIP)

The The SIP bit detect the rising edge or the falling edge of the SCLMM or SDAMM to generate SCL/SDA interrupts. The SIP bit selects the polarity of the SCLMM or the SDAMM for interrupt.

16.8.3 Bit6 : SCL/SDA Interrupt Pin Select Bit (SIS)

The SIS bit selects a pin to enable SCL/SDA interrupt.

NOTE:

1. The SCL/SDA interrupt request may be set when changing the SIP, SIS and ES0 bit settings in the S1D0 register. When using the SCL/SDA interrupt, set the above bits, while the SCL/SDA interrupt is disabled. Then, enable the SCL/SDA interrupt after setting the SCL/SDA bit in the IR register to 0.

16.8.4 Bit7: START/STOP Condition Generation Select Bit (STSPSEL)

The STSPSEL bit selects the set-up/hold times, based on the I2C system clock cycles, when the START/ STOP condition is generated (See **Table 16.8**). Set the STSPSEL bit to 1 if the I²C bus system clock frequency is over 4MHz.



16.9 START Condition Generation Method

Set the MST bit, TRX bit and BB flags in the S10 register to 1 and set the PIN bit and 4 low-order bits in the S10 register to 0 simultaneously, to enter START condition standby mode, when the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled) and the BB flag is set to 0 (bus free). When the slave address is written to the S00 register next, START condition is generated and the bit counter is reset to 0002 and 1-byte SCL signal is output. The START condition generation timing varies between standard clock mode and high-speed clock mode. See **Figure 16.16 and Table 16.8**.




Figure 16.14 Start condition generation flow chart



16.10 START Condition Duplicate Protect Function

A START condition is generated when verifying that the BB flag in the S10 register does not use buses. However, if the BB flag is set to 1 (bus busy) by the START condition which other master device generates immediately after the BB flag is verified, the START condition is suspended by the START condition duplicate protect function. When the START condition duplicate protect function starts, it operates as follows:

•Disable the start condition standby setting

- If the function has already been set, first exit START condition standby mode and then set bits MST and TRX in the S10 register to 0.
- •Writing to the S00 register is disabled. (The START condition trigger generation is disabled)
- •If the START condition generation is interrupted, the AL flag in the S10 register becomes 1.(arbitration lost detection)

The START condition duplicate protect function is valid between the SDA falling edge of the START condition and the receive completion of the slave address. **Figure16.15** shows the duration of the START condition duplicate protect function.




Figure 16.15 The duration of the start condition duplicate protect function


16.11 STOP Condition Generation Method


When the ES0 bit in the S1D0 register is set to 1 (I²C bus interface enabled) and bits MST and TRX in the S10 register are set to 1 at the same time, set the BB flag, PIN bit and 4 low-order bits in the S10 register to 0 simultaneously, to enter STOP condition standby mode. When dummy data is written to the S00 register next, the STOP condition is generated. The STOP condition generation timing varies between standard clock mode and high-speed clock mode. See **Figure 16.17** and **Table 16.8**.

Until the BB flag in the S10 register becomes 0 (bus free) after an instruction to generate the STOP condition is executed, do not write data to registers S10 and S00. Otherwise, the STOP condition waveform may not be generated correctly.

If an input signal level of the SCL pin is set to low ("L") after the instruction to generate the STOP condition is executed, a signal level of the SCL pin becomes high ("H"), and the BB flag is set to 0 (bus free), the MCU outputs an "L" signal to SCL pin.

In that case, the MCU can stop an "L" signal output to the S_{CL} pin by generating the STOP condition, writing 0 to the ES0 bit in the S1D0 register (disabled), or writing 1 to the IHR bit in the S1D0 register (reset release).








Figure 16.17 Stop condition generation timing diagram

	Start/Stop Condition Generation Select Bit	Standard Clock Mode	High-speed Clock Mode
Setup time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)
Hold time	0	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	1	13.0 μs (52 cycles)	6.5 μs (26 cycles)

N OTE:

1. Actual time at the time of VIIC = 4MHz, The contents in () denote cycle numbers.

As mentioned above, when bits MST and TRX are set to 1, START condition or STOP condition mode is entered by writing 1 or 0 to the BB flag in the S10 register and writing 0 to the PIN bit and 4 low-order bits in the S10 register at the same time. Then SDAMM is left open in the START condition standby mode and SDAMM is set to low-level ("L") in the STOP condition standby mode. When the S00 register is set, the START/STOP conditions are generated. In order to set bits MST and TRX to 1 without generating the START/STOP conditions, write 1 to the 4 low-order bits simultaneously. **Table 16.9** lists functions along with the S10 register settings.

			-		-			
	S10 Register Settings							Function
MST	TRX	BB	PIN	AL	AAS	AS0	LRB	T unction
1	1	1	0	0	0	0	0	Setting up the START condition stand by in master transmit mode
1	1	0	0	0	0	0	0	Setting up the STOP condition stand by in master transmit mode
0/1	0/1	-	0	1	1	1	1	Setting up each communication mode (refer to 16.5 I ² C status register)



16.12 START/STOP Condition Detect Operation

Figure 16.18, **Figure 16.19** and **Table 16.10** show START/STOP condition detect operations. Bits SSC4 to SSC0 in the S2D0 register set the START/STOP conditions. The START/STOP condition can be detected only when the input signal of the SCLMM and SDAMM met the following conditions: the SCL release time, the set-up time, and the hold time (see **Table 16.10**). The BB flag in the S10 register is set to 1 when the START condition is detected and it is set to 0 when the STOP condition is detected. The BB flag set and reset timing varies between standard clock mode and high-speed clock mode. See **Table 16.10**.




Figure 16.18 Start condition detection timing diagram




Figure 16.19 Stop condition detection timing diagram

Table 16.10	Start/Stop	detection	timing table
-------------	------------	-----------	--------------

	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25µs)	4 cycles (1.0μs)
Setup time	$\frac{\text{SSC value}}{2} + 1 \text{ cycle} < 4.0 \mu \text{s} (3.25 \mu \text{s})$	2 cycles (0.5µs)
Hold time	$\frac{\text{SSC value}}{2} \text{cycle < 4.0 } \mu \text{s (3.0 } \mu \text{s)}$	2 cycles (0.5µs)
BB flag set/reset time	$\frac{\text{SSC value - 1}}{2} + 2 \text{ cycles } (3.375 \mu \text{s})$	3.5 cycles (0.875µs)

NOTE:

1. Unit : number of cycle for I²C system clock VIIC

The SSC value is the decimal notation value of bits SSC4 to SSC0. Do not set 0 or odd numbers to the SSC setting. The values in () are examples when the S2D0 register is set to 1816 at VIIC = 4 MHz.

16.13 Address Data Communication

This section describes data transmit control when a master transferes data or a slave receives data in 7-bit address format. **Figure 16.20 (1)** shows a master transmit format.




Figure 16.20 Address data communication format

16.13.1 Example of Master Transmit

For example, a master transmits data as shown below when following conditions are met: standard clock mode, SCL clock frequency of 100kHz and ACK clock added.

- 1) Set s slave address to the 7 high-order bits in the S0D0 register
- 2) Set 8516 to the S20 register, 0002 to bits ICK4 to ICK2 in the S4D0 register and 0016 to the S3D0 registe to generate an ACK clock and set SCL clock frequency t 100 kHz (f1=8MHz, fIIC=f1)
- 3) Set 0016 to the S10 register to reset transmit/receive
- 4) Set 0816 to the S1D0 register to enable data communication
- 5) Confirm whether the bus is free by BB flag setting in the S10 register
- 6) Set E016 to the S10 register to enter START condition standby mode
- 7) Set the destination address in 7 high-order bits and 0 to a least significant bit in the S00 register to generate START condition. At this time, the first byte consisting of SCL and ACK clock are automatically generated
- 8) Set a transmit data to the S00 register. At this time, SCL and an ACK clock are automatically generated
- 9) When transmitting more than 1-byte control data, repeat the above step 8).
- 10) Set C016 in the S10 register to enter STOP condition standby mode if ACK is not returned from the slave receiver or if the transmit is completed
- 11) Write dummy data to the S00 regiser to generate STOP condition



16.13.2 Example of Slave Receive

For example, a slave receives data as shown below when following conditions are met: high-speed clock mode, SCL frequency of 400 kHz, ACK clock added and addressing format.

- 1) Set a slave address in the 7 high-order bits in the S0D0 register
- 2) Set A516 to the S20 register, 0002 to bits ICK4 to ICK2 in the S4D0 register, and 0016 to the S3D0 register to generate an ACK clock and set SCL clock frequency at 400kHz (f1 = 8 MHz, filc = f1)
- 3) Set 0016 to the S10 register to reset transmit/receive mode
- 4) Set 0816 to the S1D0 register to enable data communication
- 5) When a START condition is received, addresses are compared
- 6) •When the transmitted addresses are all 0 (general call), the ADR0 bit in the S10 register is set to 1 and an I²C bus interface interrupt request signal is generated.

•When the transmitted addresses match with the address set in 1), the ASS bit in the S10 register is set to 1 and an I^2C bus interface interrupt request signal is generated.

•In other cases, bits ADR0 and AAS are set to 0 and I²C bus interface interrupt request signal is not generated.

- 7) Write dummy data to the S00 register.
- After receiving 1-byte data, an ACK-CLK bit is automatically returned and an I²C bus interface interrupt request signal is generated.
- 9) To determine whether the ACK should be returned depending on contents in the received data, set dummy data to the S00 register to receive data after setting the WIT bit in te S3D0 register to 1 (enable the I²C bus interface interrupt of data receive completion). Because the I²C bus interface interrupt is generated when the 1-byte data is received, set the ACKBIT bit to 1 or 0 to output a signal from the ACKBIT bit.
- 10) When receiving more than 1-byte control data, repeat steps 7) and 8) or 7) and 9).
- 11) When a STOP condition is detected, the communication is ended.



16.14 Precautions

(1) Access to the registers of I^2C bus interface circuit

The following is precautions when read or write the control registers of I²C bus interface circuit •S00 register

Do not rewrite the S00 register during data transfer. If the bits in the S00 register are rewritten, the bit counter for transfer is reset and data may not be transferred successfully.

•S1D0 register

Bits BC2 o BC0 are set to 0002 when START condition is detected or when 1-byte data transfer is completed. Do not read or write the S1D0 register at this timing. Otherwise, data may be read or written unsuccessfully. **Figure 16.22** and **Figure 16.23** show the bit counter reset timing.

•S20 register

Do not rewrite the S20 register except the ACKBIT bit during transfer. If the bits in the S20 register except ACKBIT bit are rewritten, the I²C bus clock circuit is reset and data may be transferred incompletely.

•S3D0 register

Rewrite bits ICK4 to ICK0 in the S3D0 register when the ES0 bit in the S1D0 register is set to 0 (I^2C bus interface is disabled). When the WIT bit is read, the internal WAIT flag is read. Therefore, do not use the bit managing instruction(read-modify-write instruction) to access the S3D0 register.

•S10 register

Do not use the bit managing instruction (read-modify-write instruction) because all bits in the S10 register will be changed, depending on the communication conditions. Do not read/write when te communication mode select bits, bits MST and TRX, are changing their value. Otherwise, data may be read or written unsuccessfully. **Figure16.21** to **Figure 16.23** show the timing when bits MST and TRX change.






Figure 16.21 The bit reset timing (The STOP condition detection)




Figure 16.22 The bit reset timing (The START condition detection)




Figure 16.23 Bit set/reset timing (at the completion of data transfer)



(2) Generation of RESTART condition

In order to generate a RESTART condition after 1-byte data transfer, write E016 to the S10 register, enter START condition standby mode and leave the SDAMM open. Generate a START condition trigger by setting the S00 register after inserting a sufficient software wait until the SDAMM outputs a high-level ("H") signal. **Figure 16.24** shows the RESTART condition generation timing.




Figure 16.24 The time of generation of RESTART condition

(3) limitation of CPU clock

When the CM07 bit in the CM0 register is set to 1 (subclock), each register of the I^2C bus interface circuit cannot be read or written. Read or write data when the CM07 bit is set to 0 (main clock, PLL clock, or on-chip oscillator clock).



17. CAN Module

The CAN (Controller Area Network) module for the M16C/29 Group of MCUs is a communication controller implementing the CAN 2.0B protocol. The M16C/29 Group contains one CAN module which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 17.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.




Figure 17.1 Block Diagram of CAN Module

CTx/CRx:	CAN I/O pins.
Protocol controller:	This controller handles the bus arbitration and the CAN protocol services, i.e. bit timing, stuffing, error status etc.
Message box:	This memory block consists of 16 slots that can be configured either as transmitter or receiver. Each slot contains an individual ID, data length code, a data field (8 bytes) and a time stamp.
Acceptance filter:	This block performs filtering operation for received messages. For the filtering operation, the C0GMR register, the C0LMAR register, or the C0LMBR register is used.
16 bit timer:	Used for the time stamp function. When the received message is stored in the message memory, the timer value is stored as a time stamp.
Wake-up function:	CAN0 wake-up interrupt request is generated by a message from the CAN bus.
Interrupt generation function	The interrupt requests are generated by the CAN module. CAN0 successful reception interrupt, CAN0 successful transmission interrupt, CAN0 error interrupt and CAN0 wake-up interrupt.

RENESAS

17.1 CAN Module-Related Registers

The CAN0 module has the following registers.

(1) CAN Message Box

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

(2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CAN0 global mask register (C0GMR register: 6 bytes)
 - Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CAN0 local mask A register (C0LMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CAN0 local mask B register (C0LMBR register: 6 bytes) Configuration of the masking condition for acceptance filtering processing to slot 15

(3) CAN SFR Registers

- CAN0 message control register j (C0MCTLj register: 8 bits X 16) (j = 0 to 15) Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) (i = 0, 1) Control of the CAN protocol
- CAN0 status register (C0STR register: 16 bits)
 Indication of the protocol status
- CAN0 slot status register (C0SSTR register: 16 bits) Indication of the status of contents of each slot
- CAN0 interrupt control register (C0ICR register: 16 bits) Selection of "interrupt enabled or disabled" for each slot
- CAN0 extended ID register (C0IDR register: 16 bits)
 Selection of ID format (standard or extended) for each slot
- CAN0 configuration register (C0CONR register: 16 bits) Configuration of the bus timing
- CAN0 receive error count register (C0RECR register: 8 bits) Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CAN0 transmit error count register (C0TECR register: 8 bits) Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CAN0 time stamp register (C0TSR register: 16 bits) Indication of the value of the time stamp counter
- CAN0 acceptance filter support register (C0AFS register: 16 bits) Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given as follows.



17.1.1 CAN0 Message Box

Table 17.1 shows the memory mapping of the CAN0 message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the C0CTLR register.

Table 17.1	Memory Mapping of CAN0 Message Box
------------	------------------------------------

A distance.	Message content (Memory mapping)					
Address	Byte access (8 bits)	Word access (16 bits)				
0060 ₁₆ + n • 16 + 0	SID ₁₀ to SID ₆	SID₅ to SID₀				
0060 ₁₆ + n • 16 + 1	SID₅ to SID₀	SID ₁₀ to SID ₆				
0060 ₁₆ + n • 16 + 2	EID17 to EID14	EID13 to EID6				
0060 ₁₆ + n • 16 + 3	EID ₁₃ to EID ₆	EID ₁₇ to EID ₁₄				
0060 ₁₆ + n • 16 + 4	EID₅ to EID₀	Data Length Code (DLC)				
0060 ₁₆ + n • 16 + 5	Data Length Code (DLC)	EID₅ to EID₀				
0060 ₁₆ + n • 16 + 6	Data byte 0	Data byte 1				
0060 ₁₆ + n • 16 + 7	Data byte 1	Data byte 0				
:						
0060 ₁₆ + n • 16 + 13	Data byte 7	Data byte 6				
0060 ₁₆ + n • 16 + 14	Time stamp high-order byte	Time stamp low-order byte				
0060 ₁₆ + n • 16 + 15	Time stamp low-order byte	Time stamp high-order byte				

n = 0 to 15: the number of the slot



bit 0 bit 7 SID10 SID9 SID8 SID7 SID6 SID4 SID SID3 SID₂ SID1 SID₀ EID₁₄ EID₁₇ EID₁₆ EID₁₅ EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 FID4 EID2 EID5 EID3 EID1 EID₀ DLC3 DLC2 DLC1 DLC₀ Data Byte 0 Data Byte 1 Data Byte 7 Time Stamp high-order byte Time Stamp low-order byte **CAN Data Frame:** SID 10 to 6 SID5 to 0 EID17 to 14 EID13 to 6 EID5 to 0 DLC3 to 0 Data Byte 0 Data Byte 1 -----Data Byte 7 NOTE: 1. When |X| is read, the value is the one written upon the transmission slot configuration. The value is 0 when read on the reception slot configuration.

Figures 17.2 and **17.3** show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.

Figure 17.2 Bit Mapping in Byte Access




Figure 17.3 Bit Mapping in Word Access

RENESAS

17.1.2 Acceptance Mask Registers

Figures 17.4 and **17.5** show the C0GMR register, the C0LMAR register, and the C0LMBR register, in which bit mapping in byte access and word access are shown.

\ge	\succ	\succ	SID10	SID9	SID8	SID7	SID6	016016	
\geq	\succ	SID5	SID4	SID3	SID2	SID1	SID0	016116	
\geq	\succ	\ge	\succ	EID17	EID16	EID15	EID14	016216 COGMR regis	ster
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	016316	
\succ	\succ	EID5	EID4	EID3	EID2	EID1	EID0	016416	
\ge	\succ	\succ	SID10	SID9	SID8	SID7	SID6	016616	
\geq	\succ	SID5	SID4	SID3	SID2	SID1	SID0	016716	
\succ	\succ	\succ	\succ	EID17	EID16	EID15	EID14	016816 > COLMAR reg	ister
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	016916	
\succ	\succ	EID5	EID4	EID3	EID2	EID1	EID0	016A16	
\succ	\succ	\succ	SID10	SID9	SID8	SID7	SID6	016C16	
\geq	\ge	SID5	SID4	SID3	SID2	SID1	SID0	016D16	
\ge	\succ	\ge	\succ	EID17	EID16	EID15	EID14	016E16 > COLMBR reg	ister
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	016F16	
\ge	\succ	EID5	EID4	EID3	EID2	EID1	EID0	017016	
NOTES	Is und	_							

Figure 17.4 Bit Mapping of Mask Registers in Byte Access




Figure 17.5 Bit Mapping of Mask Registers in Word Access

17.1.3 CAN SFR Registers

17.1.3.1 C0MCTLj Register (j = 0 to 15)

Figure 17.6 shows the COMCTLj register.

b7 b6 b5	b4 b3 b2 b1 b0	Symbol C0MCTL0 to	C0MCTL15	Address After Reset 020016 to 020F16 0016		
		Bit Symbol	Bit Name	Function	RW	
		NewData	Successful reception flag	 When set to reception slot 0: The content of the slot is read or still under processing by the CPU 1 The CAN module has stored new data in the slot 	RO (1)	
		SentData	Successful transmission flag	When set to transmission slot 0: Transmission is not started or completed yet 1: Transmission is successfully completed	RO (1)	
		InvalData	"Under reception" flag	When set to reception slot 0: The message is valid 1: The message is invalid (The message is being updated)	RO	
		TrmActive	"Under transmission" flag	When set to transmission slot 0: Waiting for bus idle or completion of arbitration 1: Transmitting	RO	
		MsgLost	Overwrite flag	 When set to reception slot 0: No message has been overwritten in this slot 1: This slot already contained a message, but it has been overwritten by a new one 	RO (1)	
	 	RemActive	Remote frame transmission/ reception status flag ⁽²⁾	0: Data frame transmission/reception status 1: Remote frame automatic transfer status	RW	
	 	RspLock	Auto response lock mode select bit	 When set to reception remote frame slot O: After a remote frame is received, it will be answered automatically 1: After a remote frame is received, no transmission will be started as long as this bit is set to 1 (Not responding) 	RW	
		Remote	Remote frame corresponding slot select bit	0: Slot not corresponding to remote frame 1: Slot corresponding to remote frame	RW	
		RecReq	Reception slot request bit ⁽³⁾	0: Not reception slot 1: Reception slot	RW	
; ; !		TrmReq	Transmission slot request bit ⁽³⁾	0: Not transmission slot 1: Transmission slot	RW	

NOTES:

As for write, only writing 0 is possible. The value of each bit is written when the CAN module enters the respective state.
 In Basic CAN mode, the slots 14 and 15 serve as data format identification flag. If the data frame is received, the RemActive bit is set to 0. If the remote frame is received, the bit is set to 1.

3. One slot cannot be defined as reception slot and transmission slot at the same time.

4. Set these registers only when the CAN module is in CAN operating mode.

Figure 17.6 C0MCTLj Register



17.1.3.2 C0CTLR Register

Figure 17.7 shows the COCTLR register.




Figure 17.7 C0CTLR Register

17.1.3.3 COSTR Register

Figure 17.8 shows the COSTR register.




Figure 17.8 C0STR Register



17.1.3.4 C0SSTR Register

Figure 17.9 shows the COSSTR register.




Figure 17.9 C0SSTR Register



17.1.3.5 COICR Register

Figure 17.10 shows the COICR register.




Figure 17.10 COICR Register

17.1.3.6 COIDR Register

Figure 17.11 shows the COIDR register.




Figure 17.11 COIDR Register



17.1.3.7 C0CONR Register

Figure 17.12 shows the COCONR register.




Figure 17.12 C0CONR Register

17.1.3.8 CORECR Register

Figure 17.13 shows the CORECR register.




Figure 17.13 CORECR Register

17.1.3.9 C0TECR Register

Figure 17.14 shows the COTECR register.




Figure 17.14 COTECR Register



17.1.3.10 C0TSR Register

Figure 17.15 shows the C0TSR register.




Figure 17.15 C0TSR Register

17.1.3.11 COAFS Register

Figure 17.16 shows the COAFS register.




Figure 17.16 C0AFS Register



17.2 Operating Modes

The CAN module has the following four operating modes.

- CAN Reset/Initialization Mode
- CAN Operating Mode
- CAN Sleep Mode
- CAN Interface Sleep Mode

Figure 17.17 shows transition between operating modes.




Figure 17.17 Transition Between Operating Modes

17.2.1 CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit in the C0CTLR register to 1. If the Reset bit is set to 1, check that the State_Reset bit in the C0STR register is set to 1. Entering the CAN reset/initialization mode initiates the following functions by the module:

- CAN communication is impossible.
- When the CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection). Then, the State_Reset bit is set to 1, and the CAN reset/ initialization mode is activated.
- Registers COMCTLj (j = 0 to 15), COSTR, COICR, COIDR, CORECR, COTECR, and COTSR are initialized. All these registers are locked to prevent CPU modification.
- Registers C0CTLR, C0CONR, C0GMR, C0LMAR, and C0LMBR and the CAN0 message box retain their contents and are available for CPU access.



17.2.2 CAN Operating Mode

The CAN operating mode is activated by setting the Reset bit in the COCTLR register to 0. If the Reset bit is set to 0, check that the State_Reset bit in the COSTR register is set to 0.

If 11 consecutive recessive bits are detected after entering the CAN operating mode, the module initiates the following functions:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operating mode depending on the error counts.

Within the CAN operating mode, the module may be in three different sub modes, depending on which type of communication functions are performed:

• Module idle : The modules receive and transmit sections are inactive.

- Module receives : The module receives a CAN message sent by another node.
- Module transmits : The module transmits a CAN message. The module may receive its own message simultaneously when the LoopBack bit in the COCTLR register = 1 (Loop back mode enabled).

Figure 17.18 shows sub modes of the CAN operating mode.




Figure 17.18 Sub Modes of CAN Operating Mode

17.2.3 CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit in the COCTLR register to 1. It should never be activated from the CAN operating mode but only via the CAN reset/initialization mode. Entering the CAN sleep mode instantly stops the clock supply to the module and thereby reduces power

dissipation.

17.2.4 CAN Interface Sleep Mode

The CAN interface sleep mode is activated by setting the CCLK3 bit in the CCLKR register to 1. It should never be activated but only via the CAN sleep mode.

Entering the CAN interface sleep mode instantly stops the clock supply to the CPU Interface in the module and thereby reduces power dissipation.

17.2.5 Bus Off State

The bus off state is entered according to the fault confinement rules of the CAN specification. When returning to the CAN operating mode from the bus off state, the module has the following two cases. In this time, the value of any CAN registers, except registers COSTR, CORECR, and COTECR, does not change.

- (1) When 11 consecutive recessive bits are detected 128 times The module enters instantly into error active state and the CAN communication becomes possible
- immediately.
- (2) When the RetBusOff bit in the C0CTLR register = 1 (Force return from buss off)
 - The module enters instantly into error active state, and the CAN communication becomes possible again after 11 consecutive recessive bits are detected.



17.3 Configuration of the CAN Module System Clock

The M16C/29 Group has a CAN module system clock select circuit.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bit in the C0CONR register.

For the CCLKR register, refer to 7. Clock Generation Circuit.

Figure 17.19 shows a block diagram of the clock generation circuit of the CAN module system.




Figure 17.19 Block Diagram of CAN Module System Clock Generation Circuit

17.3.1 Bit Timing Configuration

The bit time consists of the following four segments:

• Synchronization segment (SS)

This serves for monitoring a falling edge for synchronization.

• Propagation time segment (PTS)

This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.

Phase buffer segment 1 (PBS1)

This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.

Phase buffer segment 2 (PBS2)

This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 17.20 shows the bit timing.




Figure 17.20 Bit Timing



17.3.2 Bit-rate

Bit-rate depends on f1, the division value of the CAN module system clock, the division value of the baud rate prescaler, and the number of Tq of one bit.

Table 17.2 shows the examples of bit-rate.

Bit-rate	20MHz	16MHz	10MHz	8MHz
1Mbps	10Tq (1)	8Tq (1)	_	_
500kbps	10Tq (2)	8Tq (2)	10Tq (1)	8Tq (1)
	20Tq (1)	16Tq (1)	_	_
125kbps	10Tq (8)	8Tq (8)	10Tq (4)	8Tq (4)
	20Tq (4)	16Tq (4)	20Tq (2)	16Tq (2)
83.3kbps	10Tq (12)	8Tq (12)	10Tq (6)	8Tq (6)
	20Tq (6)	16Tq (6)	20Tq (3)	16Tq (3)
33.3kbps	10Tq (30)	8Tq (30)	10Tq (15)	8Tq (15)
	20Tq (15)	16Tq (15)	_	_

Table 17.2 Examples of Bit-rate

NOTE:

1. The number in () indicates a value of "fcan division value" multiplied by "baud rate prescaler division value".

Calculation of Bit-rate

f1

2 X "fcan division value (Note 1)" X "baud rate prescaler division value (Note 2)" X "number of Tq of one bit"

Note 1: fcan division value = 1, 2, 4, 8, 16

fcan division value: a value selected in the CCLKR register

Note 2: Baud rate prescaler division value = P + 1 (P: 0 to 15) P: a value selected in the BRP bit in the COCONR register



17.4 Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. The COGMR register, the COLMAR register, and the COLMBR register can perform masking to the standard ID and the extended ID of 29 bits. The COGMR register corresponds to slots 0 to 13, the COLMAR register corresponds to slot 14, and the COLMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the COIDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs. **Figure 17.21** shows correspondence of the mask registers and slots, **Figure 17.22** shows the acceptance function.




Figure 17.21 Correspondence of Mask Registers to Slots




Figure 17.22 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.

17.5 Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the COAFS register, and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: 07816, 08716, 11116
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 17.23 shows the write and read of the COAFS register in word access.




Figure 17.23 Write/read of C0AFS Register in Word Access



17.6 BasicCAN Mode

When the BasicCAN bit in the C0CTLR register is set to 1 (Basic CAN mode enabled), slots 14 and 15 correspond to Basic CAN mode. During normal operations, individual slots can select either data frame or remote frame by CPU setting. However, in Basic CAN mode, both frames can be selected.

When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

The received message data format can be determined by the RemActive bit in the C0MCTLj register (j = 0 to 15).

Figure 17.24 shows the operation of slots 14 and 15 in Basic CAN mode.




Figure 17.24 Operation of Slots 14 and 15 in Basic CAN Mode

When using Basic CAN mode, note the following points.

- (1) Setting of Basic CAN mode has to be done in CAN reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, setting of the C0LMAR and C0LMBR register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operating mode.



17.7 Return from Bus off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by setting the RetBusOff bit in the COCTLR register to 1 (Force return from bus off). At this time, the error state changes from bus off state to error active state. If the RetBusOff bit is set to 1, registers CORECR and COTECR are initialized and the State_Reset bit in the COSTR register is set to 0 (The CAN module is not in error bus off state). However, registers of the CAN module such as COCONR register and the content of each slot are not initialized.

17.8 Time Stamp Counter and Time Stamp Function

When the C0TSR register is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the C0CONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale bit in the COCTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

17.9 Listen-Only Mode

When the RXOnly bit in the COCTLR register is set to 1, the module enters listen-only mode.

In listen-only mode, no transmission -- data frames, error frames, and ACK response -- is performed to bus. When listen-only mode is selected, do not request the transmission.



17.10 Reception and Transmission

Configuration of CAN Reception and Transmission Mode **Table 17.3** shows configuration of CAN reception and transmission mode.

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot		
0	0	-	-	Communication environment configuration mode:		
				configure the communication mode of the slot.		
0	1	0	0	Configured as a reception slot for a data frame.		
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time		
				the RemActive = 1.)		
				After completion of transmission, this functions as a reception slot		
				for a data frame. (At this time the RemActive = 0.)		
				However, when an ID that matches on the CAN bus is detected		
				before remote frame transmission, this immediately functions as		
				a reception slot for a data frame.		
1	0	0	0	Configured as a transmission slot for a data frame.		
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time		
				the RemActive = 1.)		
				After completion of reception, this functions as a transmission slot		
				for a data frame. (At this time the RemActive = 0.)		
				However, transmission does not start as long as RspLock bit		
				remains 1; thus no automatic response.		
				Response (transmission) starts when the RspLock bit is set to 0.		

Table 17.3	Configuration of CAN Reception and Transmission Mode
------------	--

TrmReq, RecReq, Remote, RspLock, RemActive, RspLock: Bits in the C0MCTLj register (j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the COMCTLj register (j = 0 to 15) to 00₁₆.
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operating mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the COMCTLj registers to 00₁₆.
- (2) Set the TrmReq bit in the C0MCTLj register to 0 (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the C0MCTLj register is 1 (transmitting).

If it is rewritten, an undefined data will be transmitted.

17.10.1 Reception

Figure 17.25 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown COMCTLj register (j = 0 to 15) and leads to losing/overwriting of the first message.




Figure 17.25 Timing of Receive Data Frame Sequence

- (1) On monitoring a SOF on the CAN bus the RecState bit in the C0STR register becomes 1 (CAN module is receiver) immediately, given the module has no transmission pending.
- (2) After successful reception of the message, the NewData bit in the C0MCTLj register (j = 0 to 15) of the receiving slot becomes 1 (stored new data in slot). The InvalData bit in the C0MCTLj register becomes 1 (message is being updated) at the same time and the InvalData bit becomes 0 (message is valid) again after the complete message was transferred to the slot.
- (3) When the interrupt enable bit in the COICR register of the receiving slot = 1 (interrupt enabled), the CAN0 successful reception interrupt request is generated and the MBOX bit in the COSTR register is changed. It shows the slot number where the message was stored and the RecSucc bit in the COSTR register is active.
- (4) Read the message out of the slot after setting the New Data bit to 0 (the content of the slot is read or still under processing by the CPU) by program.
- (5) If the NewData bit is set to 0 by program or the next CAN message is received successfully before the receive request for the slot is canceled, the MsgLost bit in the COMCTLj register is set to 1 (message has been overwritten). The new received message is transferred to the slot. Generating of an interrupt request and change of the COSTR register are same as in 3).

17.10.2 Transmission

Figure 17.26 shows the timing of the transmit sequence.




Figure 17.26 Timing of Transmit Sequence

- (1) If the TrmReq bit in the COMCTLj register (j = 0 to 15) is set to 1 (Transmission slot) in the bus idle state, the TrmActive bit in the COMCTLj register and the TrmState bit in the COSTR register are set to 1 (Transmitting/Transmitter), and CAN module starts the transmission.
- (2) If the arbitration is lost after the CAN module starts the transmission, the TrmActive and TrmState bits are set to 0.
- (3) If the transmission has been successful without lost in arbitration, the SentData bit in the COMCTLj register is set to 1 (Transmission is successfully completed) and TrmActive bit in the COMCTLj register is set to 0 (Waiting for bus idle or completion of arbitration). And when the interrupt enable bits in the COICR register = 1 (Interrupt enabled), CAN0 successful transmission interrupt request is generated and the MBOX (the slot number which transmitted the message) and TrmSucc bit in the COSTR register are changed.
- (4) When starting the next transmission, set bits SentData and TrmReq to 0. And set the TrmReq bit to 1 after checking that bits SentData and TrmReq are set to 0.



17.11 CAN Interrupts

The CAN module provides the following CAN interrupts.

- CAN0 Successful Reception Interrupt
- CAN0 Successful Transmission Interrupt
- CAN0 Error Interrupt
 - Error Passive State
 - Error BusOff State
 - Bus Error (this feature can be disabled separately)
- CAN0 Wake-up Interrupt

When the CPU detects the CAN0 successful reception/transmission interrupt request, the MBOX bit in the C0STR register must be read to determine which slot has generated the interrupt request.



18. CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation detects errors in blocks of data. The MCU uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) or CRC-16 ($X^{16} + X^{15} + X^2 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of bytes. The code is updated in the CRC data register everytime one byte of data is transferred to a CRC input register. The data register must be initialized before use. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 18.1 shows the block diagram of the CRC circuit. **Figure 18.2** shows the CRC-related registers. **Figure 18.3** shows the calculation example using the CRC_CCITT operation.

18.1 CRC Snoop

The CRC circuit includes the ability to snoop reads and writes to certain SFR addresses. This can be used to accumulate the CRC value on a stream of data without using extra bandwidth to explicitly write data into the CRCIN register. All SFR addresses after 002016 are subject to the CRC snoop. The CRC snoop is useful to snoop the writes to a UART TX buffer, or the reads from a UART RX buffer.

To snoop an SFR address, the target address is written to the CRC snoop Address Register (CRCSAR). The two most significant bits of this register enable snooping on reads or writes to the target address. If the target SFR is written to by the CPU or DMA, and the CRC snoop write bit is set (CRCSW=1), the CRC will latch the data into the CRCIN register. The new CRC code will be set in the CRCD register.

Similarly, if the target SFR is read by the CRC or DMA, and the CRC snoop read bit is set (CRCSR=1), the CRC will latch the data from the target into the CRCIN register and calculate the CRC.

The CRC circuit can only calculate CRC codes on data byte at a time. Therefore, if a target SFR is accessed in word (16 bit), only one low-order byte data is stored into the CRCIN register.




Figure 18.1 CRC circuit block diagram

RENESAS




Figure 18.2. CRCD, CRCIN, CRCMR, CRCSAR Register




Figure 18.3. CRC Calculation

Note

19. Programmable I/O Ports

Ports P04 to P07, P10 to P14, P34 to P37 and P95 to P97 are not available in 64-pin package.

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 71 lines P0, P1, P2, P3, P6, P7, P8, P9, P10 (except P94) for the 80-pin package, or 55 lines P00 to P03, P15 to P17, P2, P30 to P33, P6, P7, P8, P90 to P93, P10 for the 64-pin package. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high in sets of 4 lines. **Figures 19.1** to **19.4** show the I/O ports. **Figure 19.5** shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to 0 (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

19.1 Port Pi Direction Register (PDi Register, i = 0 to 3, 6 to 10)

Figure 19.6 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

19.2 Port Pi Register (Pi Register, i = 0 to 3, 6 to 10)

Figure 19.7 shows the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

19.3 Pull-up Control Register 0 to 2 (PUR0 to PUR2 Registers)

Figure 19.8 shows registers PUR0 to PUR2.

Registers PUR0 to PUR2 select whether the pins, divided into groups of four pins, are pulled up or not. The pins, selected by setting the bits in registers PUR0 to PUR2 to 1 (pull-up), are pulled up when the direction registers are set to 0 (input mode). The pins are pulled up regardless of the pins' function.

19.4 Port Control Register (PCR Register)

Figure 19.9 shows the port control register.

When the P1 register is read after setting the PCR0 bit in the PCR register to 1, the corresponding port latch can be read no matter how the PD1 register is set.



19.5 Pin Assignment Control Register (PACR)

Figure 19.10 shows the PACR register. After reset, set bits PACR2 to PACR0 in the PACR register before a signal is input or output to each pin. When bits PACR2 to PACR0 are not set, some pins do not function as I/O ports.

Bits PACR2 to PACR0: control pins to be used

Value after reset: 0002.

To select the 80-pin package, set the bits to 0112.

To select the 64-pin package, set the bits to 0102.

U1MAP bit: controls pin assignments for the UART1 function.

To assign the UART1 function to P64/CTS1/RTS1, P65/CLK1, P66/RxD1, and P67/TxD1, set the U1MAP bit to 0 (P67 to P64).

To assign the function to P70/CTS1/RTS1, P71/CLK1, P72/RxD1, and P73/TxD1, set the U1MAP bit to 1 (P73 to P70)

The PRC2 bit in the PRCR protects the PACR register. Set the PACR register after setting the PRC2 bit in the PRCR register.

19.6 Digital Debounce Function

Two digital debounce function circuits are provided. Level is determined when level is held, after applying either a falling edge or rising edge to the pin, longer than the programmed filter width time. This enables noise reduction.

This function is assigned to INT5/INPC17 and NMI/SD. Digital filter width is set in the NDDR register and the P17DDR register respectively. **Figure 19.11** shows the NDDR register and the P17DDR register. Additionally, a digital debounce function is disabled to the port P17 input and the port P85 input.

Filter width : (n+1) x 1/f8 n: count value set in the NDDR register and P17DDR register

The NDDR register and the P17DDR register decrement count value with f8 as the count source. The NDDR register and the P17DDR register indicate count time. Count value is reloaded if a falling edge or a rising edge is applied to the pin.

The NDDR register and the P17DDR register can be set 0016 to FF16 when using the digital debounce function. Setting to FF16 disables the digital filter. See **Figure 19.12** for details.








Figure 19.1 I/O Ports (1)












Figure 19.3 I/O Ports (3)

RENESAS




Figure 19.4 I/O Ports (4)









Figure 19.5 I/O Pins




















Figure 19.8 PUR0 to PUR2 Registers








Figure 19.10 PACR Register



b7	b0	Symbol NDDR	Address 033E16	After Reset FF16		
			Function		Setting Range	R۱
	n (- n	(n+1)/f8, is input	signal with pulse v t into NMI / SD ital debounce filte	vidth, greater than r is disabled and all	0016 to FF16	R\
enable).			-	e PRC2 bit in the PRC e NDDR registert to FF		e
 Set the PACR enable). When using th 	ne NMI interr	upt to exit from	-			e
 Set the PACR enable). When using th stop mode. P17 Digital Debo	ne NMI interr	upt to exit from ister ⁽¹⁾ Symbol	stop mode, set th	e NDDR registert to FF After Reset		e

Figure 19.11 NDDR and P17DDR Registers






Figure 19.12 Functioning of Digital Debounce Filter



Table 19.1	Unassigned Pin Handling in Single-chip Mode
------------	---

Pin Name	Setting
Ports P0 to P3, P6 to P10	Enter input mode and connect each pin to Vss via a resistor (pull-down); or enter output mode and leave the pins open ^(1,2,4)
Хоит	Leave pin open ⁽³⁾
XIN	Connect pin to Vcc via a resistor (pull-up) (5)
AVcc	Connect pin to Vcc
AVSS, VREF	Connect pin to Vss

NOTES:

 If the port enters output mode and is left open, it is in input mode before output mode is entered by program after reset. While the port is in input mode, voltage level on the pins is indeterminate and power consumption may increase. Direction register setting may be changed by noise or failure caused by noise. Configure direction register settings regulary to increase the reliability of the program.

- 2. Use the shortest possible wiring to connect the MCU pins to unassigned pins (within 2 cm).
- 3. When the external clock is applied to the XIN pin, set the pin as written above.
- 4. In the 64-pin package, set bits PACR2, PACR1, and PACR0 in the PACR register to 0102. In the 80-pin package, set bits PACR2, PACR1, and PACR0 to 0112.
- 5. When the main clock oscillation is not used, set the CM05 bit in the CM0 register to 1 (main clock stops) to reduce power consumption.




Figure 19.13 Unassigned Pin Handling

20. Flash Memory Version

20.1 Flash Memory Performance

In the flash memory version, rewrite operation to the flash memory can be performed in four modes: CPU rewrite mode, standard serial I/O mode, parallel I/O mode, and CAN I/O mode.

Table 20.1 lists specifications of the flash memory version. (Refer to Table 1.1 or Table 1.2 for the items not listed in Table 20.1.

Table 20.1 Flash Memory Version Specifications

Item		Specification			
Flash memory operating mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O) $^{\!(3)}$			
Erase block		See Figures 20.1 to 20.3 Flash Memory Block Diagram			
Program method		In units of word			
Erase method		Block erase			
Program, erase control method		Program and erase controlled by software command			
Protect method		Blocks 0 to 5 are write protected by FMR16 bit. In addition, the block 0 and block 1 are write protected by FMR02 bit			
Number of commands		5 commands			
Program/Erase	Block 0 to 5 (program area)	100 times 1,000 times (See Tables 1.6 to 1.8)			
Endurance ⁽¹⁾ Block A and B (data are) ⁽²⁾		100 times 10,000 times (See Tables 1.6 to 1.8)			
Data Retention		20 years (Topr = 55)C)			
ROM code protection		Parallel I/O, standard serial I/O, and CAN I/O modes are supported.			

NOTES:

1. Program and erase endurance definition

Program and erase endurance are the erase endurance of each block. If the program and erase endurance are n times (n=100,1000,10000), each block can be erased n times. For example, if a 2-Kbyte block A is erased after writing 1 word data 1024 times, each to different addresses, this is counted as one program and erasure. However, data cannot be written to the same address more than once without erasing the block. (Rewrite disabled)

2. To use the limited number of erasure efficiently, write to unused address within the block instead of rewrite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase is necessary. Maintaining an equal number of erasure between Block A and B will also improve efficiency. We recommend keeping track of the number of times erasure is used.

3. The M16C/29 Group, T-ver./V-ver. does not support the CAN I/O mode.



		Chandend eeriel 1/O	Derellel I/O mede	CANLUO mode
Flash memory	CPU rewrite mode	Standard serial I/O	Parallel I/O mode	CAN I/O mode
rewrite mode		mode		
Function	The user ROM area is	The user ROM area	The user ROM areas	The user ROM areas is
	rewritten when the CPU	is rewritten using a	are rewritten using a	rewritten using a
	excutes software	dedicated serial	dedicated parallel	dedicated CAN pro-
	command	programmer.	programmer.	grammer.
	from the CPU.	Standard serial I/O		
	EW0 mode:	mode 1:		
	Rewrite in area other	Clock synchronous		
	than flash memory	serial I/O		
	EW1 mode:	Standard serial I/O		
	Rewrite in flash	mode 2:		
	memory	UART		
Areas which	User ROM area	User ROM area	User ROM area	User ROM area
can be rewritten				
Operation	Single chip mode	Boot mode	Parallel I/O mode	Boot mode
mode				
ROM	None	Serial programmer	Parallel programmer	CAN programmer
programmer				

Table 20.2. Flash	Memory	Rewrite	Modes	Overview
-------------------	--------	---------	-------	----------

20.1.1 Boot Mode

The MCU enters boot mode when a hardware reset is performed while a high-level ("H") signal is applied to pins CNVss and P86 or while an "H" signal is applied to pins CNVss and P16 and a low-level ("L") signal is applied to the P85. A program in the boot ROM area is executed.

The boot ROM area is reserved. The boot ROM area stores the rewrite control program for a standard serial I/O mode before shipping. Do not rewrite the boot ROM area.



20.2 Memory Map

The flash memory contains the user ROM area and the boot ROM area (reserved area). **Figures 20.1** to **20.3** show a block diagram of the flash memory. The user ROM area has space to store the MCU operation program in single-chip mode and two 2-Kbyte spaces: the block A and B.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite, standard serial I/O, parallel I/O, or CAN I/O mode.

However, to rewrite program in block 0 and 1 in CPU rewrite mode, set the FMR02 bit in the FMR0 register to 1 (block 0, 1 rewrite enabled) and the FMR16 bit in the FMR1 register to 1 (blocks 0 to 5 rewrite enabled). Also, to rewrite program in blocks 2 to 5 in CPU rewrite mode, set the FMR16 bit in the FMR1 register to 1 (blocks 0 to 5 rewrite enabled). When the PM10 bit in the PM1 register is set to 1 (data space access enabled), blocks A and B can be available for use.




Figure 20.1 Flash Memory Block Diagram (ROM capacity 64 Kbytes)

RENESAS




Figure 20.2 Flash Memory Block Diagram (ROM capacity 96 Kbytes)






Figure 20.3 Flash Memory Block Diagram (ROM capacity 128 Kbytes)

RENESAS

20.3 Functions To Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard input/output mode to prevent the flash memory from reading or rewriting.

20.3.1 ROM Code Protect Function

The ROM code protect function disables reading or changing the contents of the on-chip flash memory in parallel I/O mode. **Figure 20.4** shows the ROMCP address. The ROMCP address is located in a user ROM area. To enable ROM code protect, set the ROMCP1 bit to "002", "012", or "102" and set the bit 5 to bit 0 to "1111112".

To cancel ROM code protect, erase the block including the the ROMCP register in CPU rewrite mode or standard serial I/O mode.

20.3.2 ID Code Check Function

Use the ID code check function in standard serial input/output mode. Unless the flash memory is blank, the ID code sent from the programmer and the 7-byte ID code written in the flash memory are compared for match. If the ID codes do not match, the commands sent from the programmer are not acknowledged. The ID code consists of 8-bit data, starting with the first byte, into addresses, 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF716, and 0FFFFB16. The flash memory must have a program with the ID code set in these addresses.



b7 b6 b5 b4 b3 b2 b1 b0	Symbol ROMCP	Address 0FFFFF16	Factory Setting FF16 ⁽⁴⁾	
	Bit Symbol	Bit Name	Function	RW
	(b5-b0)	Reserved Bit	Set to 1	RW
	ROMCP1	ROM Code Protect Level 1 Set Bit (1, 2, 3, 4)	00: 01: Enables protect	RW
			10: J Linables protect	RW

- 1. When the ROM code protect is active by the ROMCP1 bit setting, the flash memory is protected against reading or rewriting in parallel I/O mode.
- 2. Set the bit 5 to bit 0 to 1111112 when the ROMCP1 bit is set to a value other than 112. When the bit 5 to bit 0 are set to values other than 1111112, the ROM code protection may not become active by setting the ROMCP1 bit to a value other than 112.
- 3. To make the ROM code protection inactive, erase a block including the ROMCP address in standard serial I/O mode or CPU rewrite mode.
- 4. The ROMCP address is set to FF16 when a block, including the ROMCP address, is erased.
- 5. When a value of the ROMCP address is 0016 or FF16, the ROM code protect function is disabled.

Figure 20.4 ROMCP Address




Figure 20.5 Address for ID Code Stored



20.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with MCU mounted on a board without using the ROM writer. The program and block erase commands are executed only in the user ROM area.

When the interrupt requests are generated during the erase operation in CPU rewirte mode, the flash memory offers an erase suspend function to suspend the erase operation and process the interrupt operation. During the erase suspend function is operated, the user ROM area can be read by program.

Erase-write(EW) 0 mode and erase-write 1 mode are provided as CPU rewrite mode. **Table 20.3** lists differences between EW mode 0 and EW mode 1. One wait is required for the CPU erase-write control.

Item	EW mode 0	EW mode 1
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas where	The rewrite control program must be	The rewrite control program can be
rewrite control	transferred to any other than the flash	excuted in the user ROM area
program can be	memory (e.g., RAM) before being	
executed ⁽²⁾	executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks with the
		rewrite control program
Software command	None	Program, block erase command
Restrictions		Cannot be executed in a block having
		the rewite control program
		 Read Status Register command
		Cannot be executed
Mode after programming	Read Status Register Mode	Read Array mode
or erasing		
CPU state during auto-	Operating	In a hold state (I/O ports retain the state
write and auto-erase		before the command is excuted ⁽¹⁾
Flash memory status	Read the FMR00, FMR06, and	Read the FMR00, FMR06, and FMR07
detection	FMR07 bits in the FMR0 register	bits in the FMR0 registerby program
	by program	
	Execute the read status register	
	command to read bits SR7, SR5,	
	and SR4.	
Condition for transferring	Set bits FMR40 and FMR41 in	The FMR40 bit in the FMR4 register is
to erase-suspend ⁽³⁾	the FMR4 register to 1 by program.	set to 1 and the interruput request of
		an acknowledged interrupt is generated

Table 20.3 EW Mode 0 and EW Mode 1

NOTES:

- 1. Do not generate a DMA transfer.
- Block 1 and Block 0 are enabled for rewrite by setting FMR02 bit in the FMR0 register to 1 and setting FMR16 bit in the FMR1 register to 1. Block 2 to Block 5 are enabled for rewrite by setting FMR16 bit in the FMR1 register to 1.
- 3. The time, until entering erase suspend and reading flash is enabled, is maximum *td(SR-ES)* after satisfying the conditions.

20.4.1 EW Mode 0

The MCU enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept software commands. EW mode 0 is selected by setting the FMR11 bit in the FMR1 register to 0.

To set the FMR01 bit to 1, set to 1 after first writing 0. The software commands control programming and erasing. The FMR0 register or the status register indicates whether a programming or erasing operations is completed.

When entering the erase-suspend during the auto-erasing, set the FMR40 bit to 1 (erase-suspend enabled) and the FMR41 bit to 1 (suspend request). After waiting for td(SR-ES) and verifying the FMR46 bit is set to 1 (auto-erase stop), access to the user ROM area. When setting the FMR41 bit to 0 (erase restart), auto-erasing is restarted.

20.4.2 EW Mode 1

EW mode 1 is selected by setting the FMR11 bit to 1 after the FMR01 bit is set to 1 (set to 1 after first writing 0).

The FMR0 register indicates whether or not a programming or an erasing operation is completed. Read status register cannot be read in EW mode 1.

When an erase/program command is initiated, the CPU halts all program execution until the command operation is completed or erase-suspend request is generated.

When enabling an erase-suspend function, set the FMR40 bit to 1 (erase suspend enabled) and execute block erase commands. Also, the interrupt to transfer to erase-suspend must be set enabled preliminarily. When entering erase-suspend after td(SR-ES) from an interrupt is requested, interrupts can be accepted.

When an interrupt request is generated, the FMR41 bit is automatically set to 1 (suspend request) and an auto-erasing is suspended. If an auto-erasing has not completed (when the FMR00 bit is 0) after an interrupt process is completed, set the FMR41 bit to 0 (erase restart) and execute block erase commands again.



20.5 Register Description

Figure 20.6 shows the flash memory control register 0 and flash memory control register 1. **Figure 20.7** shows the flash memory control register 4.

20.5.1 Flash Memory Control Register 0 (FMR0)

•FMR 00 Bit

The FMR00 bit indicates the operating state of the flash memory. Its value is 0 while the program, erase, or erase-suspend command is being executed, otherwise, it is 1.

•FMR01 Bit

The MCU can accept commands when the FMR01 bit is set to 1 (CPU rewrite mode). To set the FMR01 bit to 1, first set it to 0 and then 1. The FMR01 bit is set to 0 only by writing 0.

•FMR02 Bit

The combined settings of bits FMR02 and FMR16 enable program and erase in the user ROM area. See **Table 20.4** for setting details. To set the FMR02 bit to 1, first set it to 0 and then 1. The FMR02 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

•FMSTP Bit

The FMSTP bit initializes the flash memory control circuits and minimizes power consumption in the flash memory. Access to the on-chip flash memory is disabled when the FMSTP bit is set to 1. Set the FMSTP bit by program in a space other than the flash memory.

Set the FMSTP bit to 1 if one of the following occurs:

•A flash memory access error occurs during erasing or programming in EW mode 0 (FMR00 bit does not switch back to 1 (ready)).

•Low-power consumption mode or on-chip oscillator low-power consumption mode is entered.

Figure 20.10 shows a flow chart illustrating how to start and stop the flash memory before and after entering low power mode. Follow the procedure in this flow chart.

When entering stop or wait mode while the CPU rewrite mode is disabled, do not set the FMR0 register because the on-chip flash memory is automatically turned off and turned back on when exiting.

•FMR06 Bit

The FMR06 bit is a read-only bit indicating an auto-program operation state. The FMR06 bit is set to 1 when a program error occurs; otherwise, it is set to 0. For details, refer to **20.8.4 Full Status Check**.

•FMR07 Bit

The FMR07 bit is a read-only bit indicating an auto-erase operation status. The FMR07 bit is set to 1 when an erase error occurs; otherwise, it is set to 0. For details, refer to **20.8.4 Full Status Check**.

Figure 20.8 shows a EW mode 0 set/reset flowchart, Figure 20.9 shows a EW mode 1 set/reset flowchart.



20.5.2 Flash Memory Control Register 1 (FMR1)

•FMR11 Bit

EW mode 1 is entered by setting the FMR11 bit to 1 (EW mode 1). The FMR11 bit is valid only when the FMR01 bit is set to 1.

•FMR16 Bit

The combined setting of bits FMR02 and FMR16 enables program and erase in the user ROM area. To set the FMR16 bit to 1, first set it to 0 and then 1. The FMR16 bit is valid only when the FMR01 bit is set to 1 (CPU rewrite mode enable).

•FMR17 Bit

If the FMR17 bit is set to 1 (with wait state), 1 wait state is inserted when blocks A and B are accessed, regardless of the content of the PM17 bit in the PM1 register. The PM17 bit setting is reflected to access other blocks and internal RAM, regardless of the FMR17 bit setting.

Set the FMR17 bit to 1 (with wait state) to rewrite more than 100 times (U7, U9).

FMR16	FMR02	Block A, Block B	Block 0, Block 1	other user block
0	0	write enabled	write disabled	write disabled
0	1	write enabled	write disabled	write disabled
1	0	write enabled	write disabled	write enabled
1	1	write enabled	write enabled	write enabled

20.5.3 Flash Memory Control Register 4 (FMR4)

•FMR40 Bit

The erase-suspend function is enabled when the FMR40 bit is set to 1 (enabled).

•FMR41 Bit

When the FMR41 bit is set to 1 by program during auto-erasing in EW mode 0, erase-suspend mode is entered. In EW mode 1, the FMR41 bit is automatically set to 1 (suspend request) to enter erase-suspend mode when an enabled interrupt request is generated. Set the FMR41 bit to 0 (erase restart) to restart an auto-erasing operation.

•FMR46 Bit

The FMR46 bit is set to 0 during auto-erasing. It is set to 1 in erase-suspend mode. Do not access to flash memory when the FMR46 bit is set to 0.



Flash Memory Cont	0	er O		
b7 b6 b5 b4 b3 b2 b1 b0	Symbo FMR0		After Reset 000000012	
	Bit Symbol	Bit Name	Function	RW
	FMR00	RY/BY status flag	0: Busy (during writing or erasing) 1: Ready	RO
	FMR01	CPU rewrite mode select bit ⁽¹⁾	0: Disables CPU rewrite mode (Disables software command) 1: Enables CPU rewrite mode (Enables software commands)	RW
	FMR02	Block 0, 1 rewrite enable bit (2)	Set write protection for user ROM area (see Table 20.4)	RW
	FMSTP	Flash memory stop bit (3, 5)	0: Starts flash memory operation 1: Stops flash memory operation (Enters low-power consumption state and flash memory reset)	RW
	(b5-b4)	Reserved bit	Set to 0	RW
	FMR06	Program status flag (4)	0: Successfully completed 1: Completion error	RO
L	FMR07	Erase status flag (4)	0: Successfully completed 1: Completion error	RO

NOTES:

 Set the FMR01 bit to 1 immediately after setting it first to 0. Do not generate an interrupt or a DMA transfer between setting the bit to 0 and setting it to 1. Set this bit while the P85/NMI/SD pin is held "H" when selecting the NMI function. Set by program in a space other than the flash memory in EW mode 0. Set this bit to read alley mode and 0.

2. Set this bit to 1 immediately after setting it first to 0 while the FMR01 bit is set to 1. Do not generate an interrupt or a DMA transfer between setting this bit to 0 and setting it to 1.

3. Set this bit in a space other than the flash memory by program. When this bit is set to 1, access to flash memory will be denied. To set this bit to 0 after setting it to 1, wait for 10 usec. or more after setting it to 1. To read data from flash memory after setting this bit to 0, maintain tps wait time before accessing flash memory.

4. This bit is set to 0 by executing the clear status command.

5. This bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode). If the FMR01 bit is set to 0, this bit can be set to 1 by writing 1 to the FMR01 bit. However, the flash memory does not enter low-power consumption status and it is not initialized.

Flash Memory Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0	Symbo FMR1		After Reset 000XXX0X2	
	Bit Symbol	Bit Name	Function	RW
	(b0)	Reserved bit	When read, the content is undefined	RO
L	FMR11	EW mode 1 select bit ⁽¹⁾	0: EW mode 0 1: EW mode 1	RW
	(b3-b2)	Reserved bit	When read, the content is undefined	RO
	(b4)	Nothing is assigned. If necessar When read, the content is under		—
	(b5)	Reserved bit	Set to 0	RW
	FMR16	Block 0 to 5 rewrite enable bit ⁽²⁾	Set write protection for user ROM space (see Table 20.4) 0: Disable 1: Enable	RW
	FMR17	Block A, B access wait bit ⁽³⁾	0: PM17 enabled 1: With wait state (1 wait)	RW

NOTES:

1. Set the FMR11 bit to 1 immediately after setting it first to 0 while the FMR01 bit is set to 1. Do not generate an interrupt or a DMA transfer between setting the bit to 0 and setting it to 1. Set this bit while the P85/NMI/SD pin is held "H" when the NMI function is selected. If the FMR01 bit is set to 0, the FMR01 bit and FMR11 bit are both set to 0.

2. Set this bit to 1 immediately after setting it first to 0 while the FMR01 bit is set to 1. Do not generate an interrupt or a DMA transfer between setting this bit to 0 and setting it to 1.

3. When rewriting more than 100 times, set this bit to 1 (with wait state). When the FMR17 bit is set to1(with wait state), regardless of the PM17 bit setting, 1 wait state is inserted when accessing to blocks A and B. The PM17 bit setting is enabled, regardless of the FMR17 bit setting, as to the access to other block and the internal RAM.

Figure 20.6 FMR0 and FMR1 Registers

Γ

0 0	6 b5 0			0	b1 b0	Sym FMR		Address 01B316	After Reset 010000002	
						Bit Symbol	Bit	Name	Function	RW
					ļ.	FMR40	Erase sus enable b	pend function it ⁽¹⁾	0: Disabled 1: Enabled	RW
					i	FMR41	Erase sus request b		0: Erase restart 1: Suspend request	RW
	<u>.</u>	!	. <u>.</u>			(b5-b2)	Reserved	bit	Set to 0	RO
						FMR46	Erase stat	us	0: During auto-erase operation 1: Auto-erase stop (erase suspend mode)	RO
						(b7)	Reserved	bit	Set to 0	RW

- memory in EW mode 0.
- 2. The FMR41 bit is valid only when the FMR40 bit is set to 1. The FMR41 bit can be written only between executing an erase command and completing erase (this bit is set to 0 other than the above duration). The FMR41 bit can be set to 0 or 1 by program in EW mode 0. In EW mode 1, the FMR41 bit is automatically set to 1 when the FMR40 bit is 1 and a maskable interrupt is generated during erasing. The FMR41 bit cannot be set to 1 by program (it can be set to 0 by program).

Figure 20.7 FMR4 Register







Figure 20.8 Setting and Resetting of EW Mode 0








Figure 20.10 Processing Before and After Low Power Dissipation Mode



20.6 Precautions in CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

20.6.1 Operation Speed

When the CPU clock source is the main clock, set the CPU clock frequency at 10 MHz or less with the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register, before entering CPU rewrite mode (EW mode 0 or EW mode 1). Also, when selecting f3(ROC) of a on-chip oscillator as a CPU clock source, set bits ROCR3 and ROCR2 in the ROCR register to the CPU clock division rate at "divide-by-4" or "divide-by-8", before entering CPU rewrite mode (EW mode 0 or EW mode 1). In both cases, set the PM17 bit in the PM1 register to 1 (with wait state).

20.6.2 Prohibited Instructions

The following instructions cannot be used in EW mode 0 because the CPU tries to read data in the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

20.6.3 Interrupts

EW Mode 0

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts are available since registers FMR0 and FMR1 are forcibly reset when either interrupt occurs. However, the interrupt program, which allocates the jump addresses for each interrupt routine to the fixed vector table, is needed. Flash memory rewrite operation is aborted when the NMI or watchdog timer interrupt occurs. Set the FMR01 bit to 1 and execute the rewrite and erase program again after exiting the interrupt routine.

• The address match interrupt can not be used since the CPU tries to read data in the flash memory. EW Mode 1

• Do not acknowledge any interrupts with vectors in the relocatable vector table or the address match interrupt during the auto program period or auto erase period with erase-suspend function disabled.

20.6.4 How to Access

To set bit FMR01, FMR02, FMR11 or FMR16 to 1, write 1 immediately after setting to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set it to 1. When the $\overline{\text{NMI}}$ function is selected, set the bit while an "H" signal is applied to the P85/ $\overline{\text{NMI}}$ /SD pin.

20.6.5 Writing in the User ROM Area

20.6.5.1 EW Mode 0

 If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory can not be rewritten, because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area in standard serial I/O mode or parallel I/O mode.

20.6.5.2 EW Mode 1

• Do not rewrite the block where the rewrite control program is stored.

20.6.6 DMA Transfer

In EW mode 1, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0. (during the auto-programming or auto-erasing).

20.6.7 Writing Command and Data

Write the command codes and data to even addresses in the user ROM area.

20.6.8 Wait Mode

When entering wait mode, set the FMR01 bit to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

20.6.9 Stop Mode

When entering stop mode, the following settings are required:

• Set the FMR01 bit to 0 (CPU rewrite mode disabled) and disable the DMA transfer before setting the CM10 bit to 1 (stop mode).

20.6.10 Low Power Consumption Mode and On-Chip Oscillator-Low Power Consumption Mode

If the CM05 bit is set to 1 (main clock stopped), do not execute the following commands.

- Program
- Block erase



20.7 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area. When writing a command code, 8 high-order bits (D15–D8) are ignored.

Table 20.5 Software Commands

		First bus cycle	t bus cycle Second bus c			ycle	
Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	
Read array	Write	Х	xxFF16				
Read status register	Write	Х	xx70 16	Read	Х	SRD	
Clear status register	Write	Х	xx50 16				
Program	Write	WA	xx40 16	Write	WA	WD	
Block erase	Write	Х	xx20 16	Write	BA	xxD016	

SRD: Status register data (D7 to D0)

WA : Write address (However, even address)

WD : Write data (16 bits)

BA : Highest-order block address (However, even address)

X : Any even address in the user ROM area

xx : 8 high-order bits of command code (ignored)

20.7.1 Read Array Command (FF16)

The read array command reads the flash memory.

Read array mode is entered by writing command code xxFF16 in the first bus cycle. Content of a specified address can be read in 16-bit unit after the next bus cycle. The MCU remains in read array mode until an another command is written. Therefore, contents of multiple addresses can be read consecutively.

20.7.2 Read Status Register Command (7016)

The read status register command reads the status register.

By writing command code xx7016 in the first bus cycle, the status register can be read in the second bus cycle (Refer to **20.8 Status Register**). Read an even address in the user ROM area. Do not execute this command in EW mode 1.

20.7.3 Clear Status Register Command (5016)

The clear status register command clears the status register to 0.

By writing xx5016 in the first bus cycle, and bits FMR06 to FMR07 in the FMR0 register and bits SR4 to SR5 in the status register are set to 0.



20.7.4 Program Command (4016)

The program command writes 2-byte data to the flash memory.

Auto program operation (data program and verify) start by writing xx4016 in the first bus cycle and data to the write address specified in the second bus cycle. The address value specified in the first bus cycle must be the same even address as the write address secified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether an auto-programming operation has been completed. The FMR00 bit is set to 0 during the auto-program and 1 when the auto-program operation is completed.

After the completion of auto-program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto-program operation has been successfully completed. (Refer to **20.8.4 Full Status Check**). Also, each block can disable programming command (Refer to **Table 20.4**).

An address that is already written cannot be altered or rewritten.

When commands other than the program command are executed immediately after executing the program command, set the same address as the write address specified in the second bus cycle of the program command, to the specified address value in the first bus cycle of the following command.

In EW mode 1, do not execute this command on the blocks where the rewrite control program is allocated.

In EW mode 0, the MCU enters read status register mode as soon as the auto-program operation starts and the status register can be read. The SR7 bit in the status register is set to 0 as soon as the auto-program operation starts. This bit is set to 1 when the auto-program operation is completed. The MCU remains in read status register mode until the read array command is written. After completion of the auto-program operation, the status register indicates whether or not the auto-program operation has been successfully completed.




Figure 20.11 Flow Chart of Program Command

RENESAS

20.7.5 Block Erase

Auto erase operation (erase and verify) start in the specified block by writing xx2016 in the first bus cycle and xxD016 to the highest-order even addresse of a block in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether the auto-erase operation has been completed.

The FMR00 bit is set to 0 (busy) during the auto-erase and 1 (ready) when the auto-erase operation is completed.

When using the erase-suspend function in EW mode 0, verify whether a flash memory has entered erase suspend mode, by the FMR46 bit in the FMR4 register. The FMR46 bit is set to 0 during auto-erase operation and 1 when the auto-erase operation is completed (entering erase-suspend).

After the completion of an auto-erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto-erase operation has been successfully completed. (Refer to **20.8.4 Full Status Check**). Also, each block can disable erasing. (Refer to **Table 20.4**).

Figure 20.12 shows a flow chart of the block erase command programming when not using the erasesuspend function. **Figure 20.12** shows a flow chart of the block erase command programming when using an erase-suspend function.

In EW mode 1, do not execute this command on the block where the rewrite control program is allocated. In EW mode 0, the MCU enters read status register mode as soon as the auto-erase operation starts and the status register can be read. The SR7 bit in the status register is set to 0 at the same time the autoerase operation starts. This bit is set to 1 when the auto-erase operation is completed. The MCU remains in read status register mode until the read array command is written.

When the erase error occurs, execute the clear status register command and block erase command at leaset three times until an erase error does not occur.




Figure 20.12 Flow Chart of Block Erase Command (when not using erase suspend function)

RENESAS




Figure 20.13 Block Erase Command (at use erase suspend)

RENESAS

20.8 Status Register

The status register indicates the operating status of the flash memory and whether or not erase or program operation is successfully completed. Bits FMR00, FMR06, and FMR07 in the FMR0 register indicate the status of the status register.

Table 20.6 lists the status register.

In EW mode 0, the status register can be read in the following cases:

- (1) Any even address in the user ROM area is read after writing the read status register command
- (2) Any even address in the user ROM area is read from when the program or block erase command is executed until when the read array command is executed.

20.8.1 Sequence Status (SR7 and FMR00 Bits)

The sequence status indicates the flash memory operating status. It is set to 0 (busy) while the autoprogram and auto-erase operation is being executed and 1 (ready) as soon as these operations are completed. This bit indicates 0 (busy) in erase-suspend mode.

20.8.2 Erase Status (SR5 and FMR07 Bits)

Refer to 20.8.4 Full Status Check.

20.8.3 Program Status (SR4 and FMR06 Bits)

Refer to 20.8.4 Full Status Check.

Table 20.6 Status Register

Bits in the	Bits in the FMR0	Status	Con	itents	Value After
SRD Register	Register	Name	0	1	Reset
SR7 (D7)	FMR00	Sequence status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Completed normally	Terminated by error	0
SR4 (D4)	FMR06	Program status	Completed normally	Terminated by error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

• D7 to D0: Indicates the data bus which is read out when executing the read status register command.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are set to 0 by executing the clear status register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to 1, the program and block erase command are not accepted.

20.8.4 Full Status Check

If an error occurs, bits FMR06 to FMR07 in the FMR0 register are set to 1, indicating a specific error. Therefore, execution results can be comfirmed by verifying these status bits (full status check). **Table 20.7** lists errors and FMR0 register state. **Figure 20.14** shows a flow chart of the full status check and handling procedure for each error.

FMR0	register		
(SRD register)			
status		Error	Error occurrence condition
FMR07	MR07 FMR06		
(SR5)	(SR4)		
1	1	Command	An incorrect commands is written
		sequence error	• A value other than xxD016 or xxFF16 is written in the second bus
			cycle of the block erase command ⁽¹⁾
			When the block erase command is executed on an protected block
			When the program command is executed on protected blocks
1	0	Erase error	The block erase command is executed on an unprotected block
			but the program operation is not successfully completed
0	1	Program error	The program command is executed on an unprotected block but
			the program operation is not successfully completed

Note 1: The flash memory enters read array mode by writing command code xxFF16 in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.






Figure 20.14 Full Status Check and Handling Procedure for Each Error



20.9 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/29 group can be used to rewrite the flash memory user ROM area, while the MCU is mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instruction.

Table 20.8 lists pin description (flash memory standard serial input/output mode). **Figures 20.15** and **20.16** show pin connections for standard serial input/output mode.

20.9.1 ID Code Check Function

The ID code check function determines whether or not the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **20.3 Functions To Prevent Flash Memory from Rewriting**.)



Pin Name Descriptio I/O Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 Vcc,Vss Power input V to Vss pin. **CNVss CNVs** T Connect to Vcc pin. RESET Reset input I Reset input pin. While RESET pin is "L", wait for td(ROC). Connect a ceramic resonator or crystal oscillator between XIN and XIN Clock input 1 XOUT pins. To input an externally generated clock, input it to XIN pin XOUT Clock output 0 and open XOUT pin. AVcc, AVss Connect AVss to Vss and AVcc to Vcc, respectively. Analog power supply input VREF Reference voltage input Т Enter the reference voltage for AD conversion. P00 to P07 Input port P0 I Input "H" or "L" signal or leave open. P10 to P15, P17 Input port P1 Т Input "H" or "L" signal or leave open. P16 Input port P1 T Connect this pin to Vcc while RESET pin is "L". (2) P20 to P27 Input port P2 I Input "H" or "L" level signal or leave open. Input "H" or "L" level signal or leave open. P30 to P37 Input port P3 Т P60 to P63 Input "H" or "L" level signal or leave open. Input port P6 T Standard serial I/O mode 1: BUSY signal output pin P64 **BUSY** output 0 Standard serial I/O mode 2: Monitor signal output pin for boot program operation check Standard serial I/O mode 1: Serial clock input pin T P65 SCLK input Standard serial I/O mode 2: Input "L" P66 RxD input T Serial data input pin Serial data output pin (1) P67 \cap TxD output P70 to P77 Input "H" or "L" signal or leave open. Input port P7 1 P80 to P84, Input port P8 Т Input "H" or "L" signal or leave open. P87 Connect this pin to Vss while RESET pin is "L". (2) P85 **RP** input T P86 CE input T Connect this pin to Vcc while RESET pin is "L". (2)

Table 20.8 Pin Descriptions (Flash Memory Standard Serial I/O Mode)

NOTES:

P100 to P107

P90 to P92,

P95 to P97 P93

> 1. When using standard serial I/O mode 1, to input "H" to the TxD pin is necessary while the RESET pin is held "L". Therefore, connect this pin to VCC via a resistor. Adjust the pull-up resistor value on a system not to affect a data transfer after reset, because this pin changes to a data-output pin

Input "H" or "L" signal or leave open.

Input "H" or "L" signal or leave open.

Input "H" or "L" signal or leave open.

"H" signal is output for specific time. Input "H" signal or leave open.

T

I/O

Т

I

2. Set the following, either or both.

Input port P9

Input port P10

-Connect the CE pin to Vcc.

-Connect the RP pin to VSS and P16 pin to Vcc.

Input port P93 Normal-ver.

T-ver./V-ver






Figure 20.15 Pin Connections for Serial I/O Mode (1)






Figure 20.16 Pin Connections for Serial I/O Mode (2)



20.9.2 Example of Circuit Application in Standard Serial I/O Mode

Figure 20.17 shows an example of a circuit application in standard serial I/O mode 1 and **Figure 20.18** shows an example of a circuit application in standard serial I/O mode 2. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.




Figure 20.17 Circuit Application in Standard Serial I/O Mode 1






Figure 20.18 Circuit Application in Standard Serial I/O Mode 2



20.10 Parallel I/O Mode

In parallel input/output mode, the user ROM can be rewritten by a parallel programmer supporting the M16C/29 group. Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

20.10.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read or rewritten. (Refer to **20.3 Functions To Prevent Flash Memory from Rewriting**).



20.11 CAN I/O Mode

Note

The CAN I/O mode is not available in M16C/29 T-ver./V-ver.

In CAN I/O mode, the user ROM area can be rewritten while the MCU is mounted on-board by using a CAN programmer which is applicable for the M16C/29 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 20.9 lists pin functions for CAN I/O mode. Figures 20.19 and 20.20 show pin connections for CAN I/O mode.

20.11.1 ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match.(Refer to **20.3 Functions To Prevent Flash Memory from Rewriting**.)



Table 20.9	Pin Functions for	CAN I/O Mode

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0 V to Vss pin.
CNVss	CNVss	Ι	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, wait for td(ROC).
Xin	Clock input	Ι	Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin
Хоит	Clock output	0	and open XOUT pin.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	Ι	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	Ι	Input "H" or "L" level signal or leave open.
P10 to P15, P17	Input port P1	Ι	Input "H" or "L" level signal or leave open.
P16	Input port P1	I	Connect this pin to Vcc while RESET is low. (Note 1)
P20 to P27	Input port P2	Ι	Input "H" or "L" level signal or leave open.
P30 to P37	Input port P3	Ι	Input "H" or "L" level signal or leave open.
P60 to P64, P66	Input port P6	Ι	Input "H" or "L" level signal or leave open.
P65	SCLK input	I	Input "L" level signal.
P67	TxD output	0	Input "H" level signal.
P70 to P77	Input port P7	I	Input "H" or "L" level signal or leave open.
P80 to P84, P87	Input port P8	I	Input "H" or "L" level signal or leave open.
P85	RP input	I	Connect this pin to Vss while $\overrightarrow{\text{RESET}}$ is low. (Note 1)
P86	CE input	Ι	Connect this pin to Vcc while RESET is low. (Note 1)
P90 to P91, P95 to P97	Input port P9	Ι	Input "H" or "L" level signal or leave open.
P92	CRX input	Ι	Connect this pin to a CAN transceiver.
P93	CTX output	0	Connect this pin to a CAN transceiver.
P100 to P107	Input port P10	I	Input "H" or "L" level signal or leave open.

NOTE:

1. Set following either or both.

•Connect the CE pin to Vcc.

•Connect the \overline{RP} pin to Vss and the P16 pin to Vcc.






Figure 20.19 Pin Connections for CAN I/O Mode (1)






Figure 20.20 Pin Connections for CAN I/O Mode (2)



20.11.2 Example of Circuit Application in CAN I/O Mode

Figure 20.21 shows example of circuit application in CAN I/O mode. Refer to the user's manual for CAN programmer to handle pins controlled by a CAN programmer.




Figure 20.21 Circuit Application in CAN I/O Mode



21. Electrical Characteristics

21.1 Normal version

Table 21.1 Absolute Maximum Ratings

Symbol		Parameter		Condition	Value	Unit
Vcc	Supply Voltage			Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply \	/oltage		Vcc=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	P00 to P07, P10 to P17, P P30 to P37, P60 to P67, P P80 to P87, P90 to P93, P P100 to P107,	270 to P77,		-0.3 to Vcc+0.3	v
Vo		XIN, VREF, RESET, CNVs				
VO	Output Voltage	Р00 to P07, P10 to P17, P P30 to P37, P60 to P67, P P80 to P87, P90 to P93, P P100 to P107, Холт	270 to P77,		-0.3 to V∞+0.3	v
Pd	Power Dissipation	on		-40 <u>≤</u> Topr <u>≤</u> 85° C	300	mW
		during CPU operation			-20 to 85 / -40 to 85 ⁽¹⁾	°C
Topr	Operating Ambient Temperature	during flash memory program and erase	Program Space (Block 0 to Block 5)		0 to 60	°C
		operation	Data Space (Block A, Block B)		-20 to 85 / -40 to 85 ⁽¹⁾	°C
Tstg	Storage Temper	ature			-65 to 150	°C

NOTE:

1. Refer to Table 1.6.



Symbol		Parameter			Unit			
Symbol		F	arameter		Min.	Тур.	Max.	
Vcc	Supply Voltage				2.7		5.5	V
AVcc	Analog Supply Vo	ltage				Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	ltage				0		V
Viн	Input High ("H")	P00 to P07, P10 to	Ige 00 to P07, P10 to P17, P20 to P27, P30 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to 77, P80 to P87, P90 to P93, P95 to 70 to 77, P10 to P17, P20 to P27, P30 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to 70 to P77, P80 to P87, P90 to P93, P95 to reillation Frequency(4) Variation Frequency requency 1 requency	30 to P37, P60 to P67,	0.7Vcc		Vcc	V
	Voltage	P70 to P77, P80 to	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CM	IVSS		0.8Vcc		Vcc	V
			When I ² C bus input	level is selected	0.7Vcc		Vcc	V
		SDAMM, SCLMM	When SMBUS inpu	t level is selected	1.4		Vcc	V
VIL	Input Low ("L")	P00 to P07, P10 to	o P17, P20 to P27, P3	30 to P37, P60 to P67,	0		0.3Vcc	V
	Voltage	P70 to P77, P80 to	to P07, P10 to P17, P20 to P27, P30 to P37, P60 to to P77, P80 to P87, P90 to P93, P95 to P97, P100 RESET, CNVSS When I ² C bus input level is selected When SMBUS input level is selected to P07, P10 to P17, P20 to P27, P30 to P37, P60 to to P07, P10 to P17, P20 to P27, P30 to P37, P60 to to P07, P10 to P17, P20 to P27, P30 to P37, P60 to to P07, P10 to P17, P20 to P27, P30 to P37, P60 to	95 to P97, P100 to P107				
		XIN, RESET, CN	IVSS		0		0.2Vcc	V
			When I ² C bus input	level is selected	0		0.3Vcc	V
		SDAMM, SCLMM	When SMBUS inpu	It level is selected	0		0.6	V
OH(peak)	Peak Output High	P00 to P07, P10 to	P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107				-10.0	mA
	("H") Current	P70 to P77, P80 to	o P87, P90 to P93, P	95 to P97, P100 to P107				
OH(avg)	Average Output	P00 to P07, P10 to	o P17, P20 to P27, P3	30 to P37, P60 to P67,			-5.0	mA
	High ("H") Current	P70 to P77, P80 to	o P87, P90 to P93, P	95 to P97, P100 to P107				
OL(peak)	Peak Output Low	P00 to P07, P10 to	o P17, P20 to P27, P3	30 to P37, P60 to P67,			10.0	mA
	("L") Current							
OL(avg)	Average Output						5.0	mA
	Low ("L") Current							
f(XiN)	Main Clock Input	Oscillation Freque	ency ⁽⁴⁾	Vcc=3.0 to 5.5V	0		20	MHz
				Vcc=2.7 to 3.0V	0		33 X Vcc-80	MHz
f(Xcin)	Sub Clock Oscilla					32.768	50	kHz
f1(ROC)	On-chip Oscillator	Frequency 1			0.5	1	2	MHz
f2(ROC)	On-chip Oscillator	Frequency 2			1	2	4	MHz
f3(ROC)	On-chip Oscillator	Frequency 3			8	16	26	MHz
f(PLL)	PLL Clock Oscillat	tion Frequency ⁽⁴⁾		Vcc=3.0 to 5.5V	10		20	MHz
				Vcc=2.7 to 3.0V	10		33 X Vcc-80	MHz
f(BCLK)	CPU Operation C	lock Frequency		1	0		20	MHz
tsu(PLL)	Wait Time to Stab	ilize PLL Frequer	ncy Synthesizer	Vcc=5.0V			20	ms
				Vcc=3.0V			50	ms


Table 21.2 Recommended Operating Conditions (Note 1)

NOTES:


1. Referenced to V ∞ = 2.7 to 5.5V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified. 2. The mean output current is the mean value within 100ms.

3. The total IOL(peak) for all ports must be 80mA or less. The total IOH(peak) for all ports must be -80mA or less.

4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









Symbol	Parameter	Measurement Condition	S	Standard			
Gymbol				Min.			Unit
-	Resolution		VREF=VCC			10	Bits
		10 bit	VREF=V00=5V			±3	LSB
INL	Integral Nonlinearity Error		VREF=Vcc=3.3V			±5	LSB
		8 bit	VREF=Vcc=3.3V			±2	LSB
		10 bit	VREF=Vcc=5V			±3	LSB
-	Absolute Accuracy		VREF=Vcc=3.3V			±5	LSB
		8 bit	VREF=Vcc=3.3V			±2	LSB
DNL	Differential Nonlinearity	Error				±1	LSB
-	Offset Error					±3	LSB
-	Gain Error					±3	LSB
RLADDER	Resistor Ladder		VREF=Vcc	10		40	kΩ
tconv	10-bit Conversion Time Sample & Hold Function	n Available	VREF=Vcc=5V,	3.3			μs
tconv	8-bit Conversion Time Sample & Hold Function	n Available	VREF=Vcc=5V, øAD=10MHz	2.8			μs
Vref	Reference Voltage			2.0		Vcc	V
Via	Analog Input Voltage			0		VREF	V

Table 21.3	A/D Conversion	Characteristics	(Note 1)
		•	(

NOTES:

1. Referenced to Vcc=AVcc=VRe= 3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85 ° C / -40 to 85 ° C unless otherwise specified.

2. Keep ¢AD frequency at 10 MHz or less. Additionally, divide the f_{AD} if Vcc is less than 4.2V, and make ¢AD frequency equal to or lower than f_{AD}/2.

 When sample & hold function is disabled, keep φAD frequency at 250 kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep φAD frequency at 1 MHz or more in addition to the limitation in Note 2.

4. When sample & hold function is enabled, sampling time is 3/ φAD frequency. When sample & hold function is disabled, sampling time is 2/ φAD frequency.



15

20

Unit cycles µs s s s s ms

μs

vears

Table 21.4 Flash Memory Version Electrical Characteristics ⁽¹⁾ for 100/1000 E/W cycle products

[Program	n Space and Data Space in U3 and U5: Prog	ram Space in U7 and 0	79]		
Symbol	Parameter			Standard	
Symbol	Falanetei		Min.	Typ. ⁽²⁾	Max.
-	Program and Erase Endurance ⁽³⁾		100/1000	(4, 11)	
-	Word Program Time (Vcc=5.0V, Topr=25° C	;)		75	600
-	Block Erase Time	2-Kbyte Block		0.2	9
	(V∞=5.0V, Topr=25° C)	8-Kbyte Block		0.4	9
		16-Kbyte Block		0.7	9
		32-Kbyte Block		1.2	9
td(SR-ES)	Duration between Suspend Request and Er	ase Suspend			8

[Program Space and Data Space in U3 and U5: Program Space in U7 and U9]

Wait Time to Stabilize Flash Memory Circuit

Data Hold Time (5)

 Table 21.5
 Flash Memory Version Electrical Characteristics ⁽⁶⁾
 10000 E/W cycle products (Option)

 [Data Space in U7 and U9⁽⁷⁾]

Symbol	Parameter		Standard		Unit
Symbol	r dialitetei	Min.	Typ. ⁽²⁾	Max.	
-	Program and Erase Endurance ^(3, 8, 9)	10000 ^{(4, 10}))		cycles
-	Word Program Time (V ∞ = 5.0 V, Topr = 25° C)		100		μs
-	Block Erase Time (V ∞ = 5.0 V, Topr = 25° C) (2-Kbyte block)		0.3		S
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs
-	Data Hold Time ⁽⁵⁾	20			years

NOTES:

t_{PS}

1. Referenced to V ∞ = 2.7 to 5.5 V at Topr = 0 to 60° C (program space), unless otherwise specified.

2. Vcc = 5.0 V; Topr = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guaranteed).

5. Topr = 55° C

6. Referenced to Vcc= 2.7 to 5.5 V at Topr= -40 to 85° C(U7) / -20 to 85° C (U9) unless otherwise specifie.

7. **Table 21.5** applies for data space in U7 and U9 when program and erase endurance is more than 1,000 cycles. Otherwise, use **Table 21.4**.

8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.

9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.

10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register 1 to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.

11. The program and erase endurance is 100 cycles for program space and data space in U3 and U5; 1,000 cycles for program space in U7 and U9.

12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.






Table 21.6 Low Voltage Detection Circuit Electrical Characteristics (Note 1, Note 3)
--

Symbol	Parameter	Measurement Condition	S	Standa	rd	Unit
e y moor			Min.	Тур.	Max.	Onic
Vdet4	Low Voltage Detection Voltage ⁽¹⁾		3.2	3.8	4.45	V
Vdet3	Reset Space Detection Voltage ⁽¹⁾	Vcc=0.8 to 5.5V	2.3	2.8	3.4	V
Vdet3s	Low Voltage Reset Hold Voltage ⁽²⁾	VCC=0.6 10 5.5V			1.7	V
Vdet3r	Low Voltage Reset Release Voltage		2.35	2.9	3.5	V

NOTES:

1. Vdet4 >Vdet3

2. Vdet3s is the minmum voltage to maintain brown-out detection reset (hardware reset 2).

3. The low Voltage detection circuit is designed to use when V $\! \infty \!$ is set to 5V.


4. If the supply power voltage is greater than the reset level detection voltage when the reset level detection voltage is less than 2.7V, the operation at f(BCLK) < 10MHz is guranteed. However, A/D conversion, serial I/O, flash memory program and erase are excluded.</p>

Table 21.7 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	95	Standa	1	Unit
Cymbol			Min.	Тур.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	Vcc= 2.7 to 5.5 V			40	μs
td(R-S)	STOP Release Time	Vul = 2.7 to 5.5 V			150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Hardware Reset 2 Release Wait Time	Vcc= Vdet3r to 5.5 V		6(1)	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	Vcc= 2.7 to 5.5 V			20	μs

NOTE:

1. When Vcc=5





Symbol		Parar	notor		Condition	Sta	Standard Min. Typ. N		Unit
Symbol		Fala	netei		Condition	Min.	Тур.	Max.	
Vон		P00 to P07, P10 to P17, F			lo⊣=-5mA	Vcc-2.0		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P10₀ to P107					
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон=-200μА	Vcc-0.3		Vcc	V
VOIT	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	, P95 to P97, P100 to P107			Typ. 2.5 1.6 0 0 0 1.5		
	Output Lligh (Var	High Power	lo⊣=-1mA	Vcc-2.0		Vcc	V
	Output High (п) voltage	Холт	Low Power	loн=-0.5mA	Vcc-2.0		Vcc	1
Vон			~	High Power	No load applied		2.5		
	Output High ("H") Voltage	Xcout	Low Power	No load applied		1.6		V
Vol	Output Low	P00 to P07, P10 to P17, F			la_=5mA			2.0	V
	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
Vol	Output Low	P00 to P07, P10 to P17, F			Ια_=200μΑ	L=200μA		0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
			N	High Power	lo_=1mA			2.0	
Vol	Output Low ("L") Voltage		Хол	Low Power	lo∟=0.5mA			2.0	V
				High Power	No load applied		0		
	Output Low ('	'L") Voltage	Xcour	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0	-CLK2, TA	20ur-TA40ur, Klo-Kl3, Rxbo-					
		RXD2, SIN3, SIN4							
Vt+ - Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+ - Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P0o to P07, P1o to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	VI=5V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P10₀ to P107					
		XIN, RESET, CNVss							
lı∟	Input Low	P00 to P07, P10 to P17, F			VI=0V			-5.0	μA
	("L") Current	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P00 to P07, P10 to P17, F	, P20 to P27, P30 to P37, P60 to P67,		VI=0V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
Rfxin	Feedback Re	sistance	Xin				1.5		MΩ
Rfxcin	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby	/ Voltage	1		In stop mode	2.0			V
	,	<u> </u>				L	L	L	

Table 21.8 Electrical Characteristics (Note 1)

Vcc = 5V

NOTES:

1. Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-20 to 85 ° C / -40 to 85 ° C, f(BCLK)=20MHz unless otherwise specified.

Vcc = 5V

Symbol	Parameter		Measuren	nent Condition	5	Standar	ď	Unit		
Symbol	Faranielei		Measuren		Min.	Тур.	Max.			
lcc	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA		
	(Vcc=4.2 to 5.5V)	other pins are connected to Vss		On-chip oscillation, f2(ROC) selected, f(BCLK) = 1 MHz		2		mA		
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA		
		On-chip oscillation, f2(R0C) selected, f(BCLK) = 1 MHz		2		mA				
			Flash memory erase f(BCL	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA		
				f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA		
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA		
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA		
					Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA		
				On-chip oscillation, $f_{2(ROC)}$ selected, f(BCLK) = 1 MHz, In wait mode ⁽⁴⁾		50		μA		
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μA		
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μA		
				While clock stops, Topr = 25° C		0.8	3	μA		
ldet4	-	tion dissipation cur				0.7	4	μA		
Idet3	Reset area detecti	on dissipation curr	ent ⁽⁴⁾		25 μ 25 μ 50 μ 25 μ 25 μ 25 μ 450 μ 50 μ 50 μ 3 μ 0.8 3 0.7 4		μA			

Table 21.9 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85° C / -40 to 85° C, f(BCLK) = 20 MHz unless otherwise Relicioned to Vec - 4.2 to 5.5 V, Ves - 0 V at ropi - 25 to 55 V 40 to specified.
 With one timer operates, using fc...
 This indicates the memory in which the program to be executed exists.

4. Idet is dissipation current when the following bit is set to 1 (detection circuit enabled). Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 21.10 External Clock Input (XIN input)

Symbol	Parameter	Stan	Idard	Unit
Symbol	Falantelei	Min.	ndard Max. 9 9	
tc	External Clock Input Cycle Time	50		ns
tw(H)	External Clock Input High ("H") Width	20		ns
tw(L)	External Clock Input Low ("L") Width	20		ns
tr	External Clock Rise Time		9	ns
tf	External Clock Fall Time		9	ns



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 21.11	Timer A Input (Counter Input in Event Counter Mode)
-------------	---

C: make al	Devenuetor	Standard		L lucit
Symbol	Parameter	Min. Max.	Unit	
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 21.12 Timer A Input (Gating Input in Timer Mode)

Symbol	Descenter	Standard		11
	Parameter	Min.	. Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAil input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 21.13 Timer A Input (External Trigger Input in One-shot Timer Mode)

	Symbol	Parameter	Standard		Unit
		Falameter	Min. Max.	Unit	
	tc(TA)	TAin input cycle time	200		ns
	tw(TAH)	TAil input HIGH pulse width	100		ns
	tw(TAL)	TAin input LOW pulse width	100		ns

Table 21.14 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Decomptor	Standard		Linit
	Parameter	Min.	Min. Max.	Unit
tw(TAH)	TAilN input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 21.15 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Deservator	Standard	ndard	l lucit
	Parameter	Min.	Min. Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 21.16 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Deventer	Standard Min. Max.	1.1	
	Parameter		Unit	
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAiln input setup time	200		ns



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 21.17	Timer B Input (Counter Input in Event Counter Mode)
-------------	---

Symbol	Parameter	Standard		Unit
Symbol	Parameter	Min.	Min. Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 21.18 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 21.19 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
	i didifeter	Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 21.20 A /D Trigger Input

Symbol	Parameter	Stan	Unit	
	i didificici	Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 21.21 Serial I/O

Symbol	Parameter	Standard		Unit
	Falameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	70		ns
th(C-D)	RxDi input hold time	90		ns

Table 21.22 External Interrupt INTi Input

Symbol	Parameter		Standard	
Gymbol		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Symbol	Parameter	Standard clock mode		High-speed	Unit	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.23 Multi-master I²C bus Line






Figure 21.1 Timing Diagram (1)






Figure 21.2 Timing Diagram (2)




Figure 21.3 Timing Diagram (3)

Symbol	Parameter		Condition	Standard			Unit		
Symbol		Fala	netei		Condition	Min.	Тур.	Max.	
Vон		P00 to P07, P10 to P17, F P70 to P77, P80 to P87, F		7, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	lон= -1 mA	Vcc-0.5		Vcc	V
	Output High (Хол	High Power	lон= -0.1 mA	Vcc-0.5		Vcc	v
Vон	Output High (п) voltage	N 001	Low Power	Іон= -50 μА	Vcc-0.5		Vcc	
VOH	Outrout Librah (N	High Power	No load applied		2.5		
	Output High ("H") Voltage	"H") Voltage	Xcour	Low Power	No load applied		1.6		V
Val	Output Low ("L") Voltage	P00 to P07, P10 to P17, F P70 to P77, P80 to P87, F		r, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	lo∟= 1 mA			0.5	V
				High Power	lo∟= 0.1 mA			0.5	.
	Output Low ('	"L") Voltage	Xour	Low Power	IoL = 50 μA			0.5	V
Val		tout Low ("I ") Voltage		High Power	No load applied		0		<u> </u>
	Output Low ("L") Voltage		Xcour	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I CTS2, SCL, SDA, CLK0 RXD2, SIN3, SIN4		IT5, NMI, ADTRG, CTS0- A20ut-TA40ut, KI0-KI3, Rxd0-				0.8	V
Vt+-Vt-	Hysteresis	RESET						1.8	V
Vt+-Vt-	Hysteresis	XIN						0.8	V
Іін	Input High ("H") Current			VI= 3 V			4.0	μA	
lı.	Input Low ("L") Current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 XIN, RESET, CNVSS		V1= 0 V			-4.0	μA	
Rpullup	Pull-up Resistance			7, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	V1= 0 V	50	100	500	kΩ
Rfxin	Feedback Re	sistance	Xin				3.0		MΩ
Rfxcin	Feedback Re	sistance	XCIN				25		MΩ
VRAM	RAM Standby	/ Voltage	I.		In stop mode	2.0			V

Table 21.24 Electrical Characteristics (Note 1)

Vcc = 3V

NOTE:

1. Referenced to V ∞ = 2.7 to 3.6 V, V \otimes = 0 V at Topr = -20 to 85 ° C / -40 to 85 ° C, f(BCLK) = 10MHz unless otherwise specified.



Vcc = 3V

Symbol	Parameter	ameter Measurement Condition		Standard			Unit	
Symbol	Falametei		weasuren		Min.	Тур.	Max.	
lcc	Power Supply Current	left open and	Mask ROM	f(BCLK) = 10 MHz, main clock, no division		8	13	mA
	(Vcc= 2.7 to 3.6V)	other pins are connected to Vss		On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA
			Flash memory	f(BCLK) = 10 MHz, main clock, no division		8	13	mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 3.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc= 3.0 V		11		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		20		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		25		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		20		μA
			1	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillation, f _{2(RCC)} selected, f(BCLK) = 1 MHz, In wait mode ⁽⁴⁾		45		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		6.6		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		2.2		μA
				While clock stops, Topr = 25° C		0.7	3	μA
ldet4	Low voltage detection	on dissipation curre	ent ⁽⁴⁾	·		0.6	4	μA
ldet3	Reset level detection	n dissipation currer	nt ⁽⁴⁾			1.0	5	μΑ

Table 21.25 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 2.7 to 3.6 V, Vss = 0 V at Topr = -20 to 85 ° C / -40 to 85 ° C, f(BCLK) = 10 MHz unless otherwise specified.

2. With one timer operates, using fc32.

With one time operates, using toz.
 This indicates the memory in which the program to be executed exists.
 Idet is dissipation current when the following bit is set to 1 (detection circuit enabled). Idet4: the VC27 bit of the VCR2 register Idet3: the VC26 bit in the VCR2 register



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 21.26 External Clock Input (XIN input)
--

Symbol	Parameter	Star	Unit	
		Min.	Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 21.27 Timer A Input (Counter Input in Event Counter Mode)

Cumbol	Descentes	Standard		Linit
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 21.28 Timer A Input (Gating Input in Timer Mode)

		Standard		
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAilN input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 21.29 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Unit
tc(TA)	TAiin input cycle time	300		ns
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 21.30 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumple al	TAin input HIGH pulse width	Standard		l lucit
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAilN input LOW pulse width	150		ns

Table 21.31 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Cumphel	Deventer	Standard		Unit ns ns
Symbol	Parameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 21.32 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Derometer	Stan	dard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAilN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C / - 40 to 85°C unless otherwise specified)

Table 21.33	3 Timer B Input (Counter Input in Event Counter Mod	e)
-------------	---	----

Symbol	Parameter	Stan	dard	Unit ns ns
Symbol	Parameter	Min.	Max.	
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	120		ns

Table 21.34 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Star	Idard	Unit
Symbol	Falameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 21.35 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
Gymbol	i didificici	Min.	Max.	
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 21.36 A/D Trigger Input

Symbol Parameter tc(AD) ADTRG input cycle time (trigger able minimum)	Parameter	Standard		Unit
Symbol	i arameter	Min.	Max.	Onit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 21.37 Serial I/O

Symbol Parameter	Deremeter	Stan	Idard	Unit
Symbol	Falanielei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 21.38 External Interrupt INTi Input

Symbol	Parameter INTi input HIGH pulse width INTi input LOW pulse width	Stan	Standard	
Gymbol	i didireter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Sumbol	Describe	Standard clock mode	High-speed clock mode		11.21		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
tBUF	Bus free time	4.7		1.3		μs	
tHD;STA	The hold time in start condition	4.0		0.6		μs	
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs	
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns	
tHD;DAT	Data hold time	0		0	0.9	μs	
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs	
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns	
tsu;DAT	Data setup time	250		100		ns	
tsu;STA	The setup time in restart condition	4.7		0.6		μs	
tsu;STO	Stop condition setup time	4.0		0.6		μs	

Table 21.39 Multi-master I²C bus Line






Figure 21.4 Timing Diagram (1)








Figure 21.5 Timing Diagram (2)





21.2 T version

Symbol		Parameter		Condition	Value	Unit
Vcc	Supply Voltage			Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply \	/oltage		Vcc=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	P00 to P07, P10 to P17, P2 P30 to P37, P60 to P67, P3 P80 to P87, P90 to P93, P9 P100 to P107, XIN, VREF, RESET, CNVss	7₀ to P77, ∂₅ to P97,		-0.3 to Vcc+0.3	v
Vo	Output Voltage	P0o to P07, P1o to P17, P2 P3o to P37, P6o to P67, P3 P8o to P87, P9o to P93, P9 P10o to P107, Xour	20 to P27, 70 to P77,		-0.3 to Vcc+0.3	v
Pd	Power Dissipation	bn		-40 <u>≺</u> Topr <u><</u> 85° C	300	mW
		during CPU operation			-40 to 85	°C
Topr	Operating Ambient	during flash memory	Program Space (Block 0 to Block 5)		0 to 60	°C
	Temperature program and erase operation		Data Space (Block A, Block B)		-40 to 85	°C
Tstg	Storage Temper	ature			-65 to 150	°C

Table 21.40 Absolute Maximum Ratings




Symbol	Parameter			Unit				
Symbol		P	Parameter		Min.	Тур.	Max.	
Vcc	Supply Voltage				3.0		5.5	V
AVcc	Analog Supply Vo	ltage				Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	Itage				0		V
V⊮	Input High ("H")	P00 to P07, P10 t	o P17, P20 to P27, P3	30 to P37, P60 to P67,	0.7Vcc		Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0.8Vcc		Vcc	V
			When I ² C bus input	level is selected	0.7Vcc		Vcc	V
		SDAMM, SCLMM	When SMBUS inpu	t level is selected	1.4		Vcc	V
Vil	Input Low ("L")	P00 to P07, P10 t	o P17, P20 to P27, P3	Bo to P37, P60 to P67,	0		0.3Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, P9	95 to P97, P100 to P107				
		XIN, RESET, CI	VSS		0		0.2Vcc	V
		SDAMM, SCLMM	When I ² C bus input	level is selected	0		0.3Vcc	V
			When SMBUS inpu		0		0.6	V
IOH(peak) Peak Output High		P00 to P07, P10 t	o P17, P20 to P27, P3	30 to P37, P60 to P67,			-10.0	mA
	("H") Current		P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107					
OH(avg)	Average Output			30 to P37, P60 to P67,			-5.0	mA
	High ("H") Current			95 to P97, P100 to P107				
OL(peak)	Peak Output Low ("L") Current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,				10.0	mA	
	、 ,	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
OL(avg)	Average Output Low ("L") Current			Bo to P37, P60 to P67,			5.0	mA
<u> </u>				95 to P97, P100 to P107				
f(XIN)	Main Clock Input		ency ⁽⁴⁾		0		20	MHz
f(Xan)	Sub Clock Oscillat					32.768	50	kHz
f1(ROC)	On-chip Oscillator				0.5	1	2	MHz
f2(ROC)	On-chip Oscillator				1	2	4	MHz
f3(ROC)	On-chip Oscillator				8	16	26	MHz
f(PLL)	PLL Clock Oscillat				10		20	MHz
f(BCLK)	CPU Operation CI	, ,			0		20	MHz
tsu(PLL)	Wait Time to Stab	ilize PLL Frequer	ncy Synthesizer	Vcc=5.0V			20	ms
				Vcc=3.0V			50	ms

Table 21.41 Recommended Operating Conditions (Note 1)


NOTES:

1. Referenced to $V\infty = 3.0$ to 5.5V at Topr = -40 to 85 ° C unless otherwise specified. 2. The mean output current is the mean value within 100ms. 3. The total lou(peak) for all ports must be 80mA or less. The total lou(peak) for all ports must be -80mA or less.

4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









Symbol	Parameter		Measurement Condition	ę	Standard			
Cymbol			Measurement Condition		Тур.	Max.	Unit	
-	Resolution		VREF = VCC			10	Bits	
INL		10 bit	VREF = VCC = 5 V			±3	LSB	
	Error		VREF = VCC = 3.3 V			±5	LSB	
		8 bit	VREF = VCC = 3.3 V			±2	LSB	
-	Absolute Accuracy	10 bit	VREF = VCC = 5 V			±3	LSB	
			VREF = VCC = 3.3 V			±5	LSB	
		8 bit	VREF = VCC = 3.3 V			±2	LSB	
DNL	Differential Nonlinearity Error					±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
RLADDER	Resistor Ladder		VREF = VCC	10		40	kΩ	
tconv	10-bit Conversion Time Sample & Hold Functio		VREF = VCC=5 V, ØAD = 10 MHz	3.3			μs	
tCONV	8-bit Conversion Time Sample & Hold Function Available		VREF = VCC = 5 V, ØAD = 10 MHz	2.8			μs	
VREF	Reference Voltage			2.0		Vcc	V	
Via	Analog Input Voltage			0		VREF	V	

Table 21.42	A/D Conversion	Characteristics	(Note	1)
-------------	----------------	------------------------	-------	----

NOTES:

1. Referenced to Vcc = AVcc = VREF= 3.3 to 5.5 V, Vss = AVss= 0 V at Topr = -40 to 85° C unless otherwise specified.

2. Keep ϕ AD frequency at 10 MHz or less. Additionally, divide the fat if V ∞ is less than 4.2 V, and make ϕ AD frequency equal to or lower than fat/2.

 When sample & hold function is disabled, keep φAD frequency at 250 kHz or more in addition to the limitation in Note 2. When sample & hold function is enabled, keep φAD frequency at 1 MHz or more in addition to the limitation in Note 2.

4. When sample & hold function is enabled, sampling time is 3/ \u03c6AD frequency. When sample & hold function is disabled, sampling time is 2/ \u03c6AD frequency.



[Data Space in U7⁽⁷⁾]

Table 21.43 Flash Memory Version Electrical Characteristics ⁽¹⁾ for 100/1000 E/W cycle products [Program Space and Data Space in U3; Program Space in U7]

Symbol	Parameter	Parameter			Standard			
Symbol	Faianetei		Min.	Typ. ⁽²⁾	Max.	Unit		
-	Program and Erase Endurance ⁽³⁾		100/1000	(4, 11)		cycles		
-	Word Program Time (Vcc = 5.0 V, Topr = 25° C)			75	600	μs		
-	Block Erase Time	2-Kbyte Block		0.2	9	S		
	(Vcc = 5.0 V, Topr = 25° C)	8-Kbyte Block		0.4	9	s		
		16-Kbyte Block		0.7	9	s		
		32-Kbyte Block		1.2	9	S		
td(SR-ES)	Duration between Suspend Request and Era	ase Suspend			8	ms		
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs		
-	Data Hold Time ⁽⁵⁾		20			years		

Table 21.44 Flash Memory Version Electrical Characteristics ⁽⁶⁾ for 10000 E/W cycle products

Symbol	Parameter		Standard			
Symbol			Typ. ⁽²⁾	Max.	Unit	
-	Program and Erase Endurance ^(3, 8, 9)	10000 ^{(4, 10}	10000 ^(4, 10)		cycles	
-	Word Program Time (V ∞ = 5.0 V, Topr = 25° C)		100		μs	
-	Block Erase Time (V ∞ = 5.0V, Topr = 25° C) (2-Kbyte block)		0.3		S	
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms	
tps	Wait Time to Stabilize Flash Memory Circuit			15	μs	
-	Data Hold Time ⁽⁵⁾	20			years	

NOTES:

1. Referenced to VCC = 3.0 to 5.5 V at Topr = 0 to 60° C (program space)/ Topr = -40 to 85° C(data space), unless otherwise specified.

2. VCC = 5.0 V; TOPR = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guranteed).

5. Topr = 55° C

6. Referenced to VCC = 3.0 to 5.5 V at Topr = -40 to 85° C unless otherwise specified.

7. **Table 21.44** applies for data space in U7 when program and erase endurance is more than 1,000 cycles. Otherwise, use **Table 21.43**.

- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3; 1,000 cycles for program space in U7.
- 12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.







Table 21.45 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	S	Unit		
Cymbol			Min.	Тур.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	Vcc = 3.0 to 5.5V			40	μs
td(R-S)	STOP Release Time ⁽¹⁾				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs





Symbol		Parameter			Condition	Standard			Uni
Symbol		Palal	neter		Condition	Min.	Тур.	Max.	
Vон		P00 to P07, P10 to P17, F			Іон = -5 mA	Vcc-2.0		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, P	70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107						
Vон	Output High	utput High P0o to P07, P1o to P17, P2o to P27, P3o to P37, P6o to P67,		Іон = -200 μА	Vcc-0.3		Vcc	V	
VOIT	("H") Voltage	H") Voltage P70 to P77, P80 to P87, P90 to P93, P95 to P9							
	Output High (Холт	High Power	Іон = -1 mA	Vcc-2.0		Vcc	v
Varia	Culput riigir ((II) voltage	7001	Low Power	Іон = -0.5 mA	Vcc-2.0		Vcc]
Vон			X	High Power	No load applied		2.5		
	Output High (("H") Voltage	Xcour	Low Power	No load applied		1.6		V
Val	Output Low P00 to P07, P10 to P17, P		20 to P27	r, P30 to P37, P60 to P67,	lo∟ = 5 mA			2.0	V
	("L") Voltage	ge P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
Vol	Output Low	Output Low P00 to P07, P10 to P17,		r, P30 to P37, P60 to P67,	IoL = 200 μA			0.45	V
VOL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
		Output Low ("L") Voltage		High Power	loL = 1 mA			2.0	
	Output Low ("L") Voltage	Хол	Low Power	lo∟ = 0.5 mA			2.0	V
VaL Output Low (High Power	No load applied		0		
	"L") Voltage	Xcour	Low Power	No load applied		0		V	
VT+-VT-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2I	n, INTo-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0-	CLK2, TA	20ur-TA4our, Klo-Kl3, Rxdo-					
		Rxd2, Sin3, Sin4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, F			Vi = 5 V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
lı∟	Input Low	P00 to P07, P10 to P17, F			VI = 0 V			-5.0	μA
	("L") Current		P90 to P93	a, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
Rpullup	Pull-up	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67,		$V_{I} = 0 V$	30	50	170	kΩ	
	Resistance	P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107							
Rfxin	Feedback Re	sistance	Xin				1.5		MΩ
Rfxan	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby	y Voltage			In stop mode	2.0			V

Table 21.46 Electrical Characteristics (Note 1)

Vcc = 5V

NOTES:

1. Referenced to Vcc=4.2 to 5.5V, Vss=0V at Topr=-40 to 85 $^\circ$ C, f(BCLK)=20MHz unless otherwise specified.

Vcc = 5V

Symbol	Parameter	ter Measurement Condition		Standard			Unit	
Symbol	Falameter		weasuren		Min.	Тур.	Max.	
CC	Power Supply Current	left open and	Mask ROM	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
	(Vcc=4.2 to 5.5V)	/cc=4.2 to 5.5V) other pins are connected to Vss		On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz		2		mA
			Flash memory	f(BCLK) = 20 MHz, main clock, no division		18	25	mA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz		2		mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Flash memory erase	f(BCLK) = 10 MHz, Vcc = 5.0 V		11		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		25		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		25		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillation, f _{2(RCC)} selected, f(BCLK) = 1 MHz, In wait mode		50		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		8.5		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		3		μA
				While clock stops, Topr = 25° C		0.8	3	μA

Table 21.47 Electrical Characteristics (2) (Note 1)

NOTES:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

With one timer operates, using fc32.
 This indicates the memory in which the program to be executed exists.



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 21.48	External	Clock Input	(XIN input)
-------------	----------	--------------------	-------------

Symbol	Parameter		Standard		
Symbol	raiameter	Min.	Max.	Unit	
tc	External Clock Input Cycle Time	50		ns	
tw(H)	External Clock Input High ("H") Width	20		ns	
tw(L)	External Clock Input Low ("L") Width	20		ns	
tr	External Clock Rise Time		9	ns	
tf	External Clock Fall Time		9	ns	



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 21.49 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
	Parameter	Min.	Max.	Unit	
tc(TA)	TAin input cycle time	100		ns	
tw(TAH)	TAin input HIGH pulse width	40		ns	
tw(TAL)	TAilN input LOW pulse width	40		ns	

Table 21.50 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		
		Min.	Max.	Unit
tc(TA)	TAiin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 21.51 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit	
		Min.	Max.	Unit	
	tc(TA)	TAin input cycle time	200		ns
	tw(TAH)	TAil input HIGH pulse width	100		ns
	tw(TAL)	TAin input LOW pulse width	100		ns

Table 21.52 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 21.53 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Star	11-11	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 21.54 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAil input setup time	200		ns



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = -40 to 85°C unless otherwise specified)

Table 21.55 Timer B Input (Counter Input in Event Counter Mode)

Symbol Parameter	Decomptor	Standard		Linit
	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 21.56 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBiin input cycle time	400		ns
tw(твн)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 21.57 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard	
	Falancici	Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

Table 21.58 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 21.59 Serial I/O

Symbol	Parameter	Standard		Unit
	Falanetei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	70		ns
th(C-D)	RxDi input hold time	90		ns

Table 21.60 External Interrupt INTi Input

Symbol Parameter	Parameter		Standard	
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



Vcc = 5V

(VCC = 5V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Symbol	Parameter	Standard clock mode		High-speed	l locit	
		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
tsu;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.61 Multi-master I²C bus Line






Figure 21.7 Timing Diagram (1)







Figure 21.8 Timing Diagram (2)



Symbol		Parameter		Condition	Standard			Unit	
Symbol	Falanete		Condition	Min.	Тур.	Max.			
Vон				7, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	Iон = -1 mA	Vcc-0.5		Vcc	V
				High Power	Iон = -0.1 mA	Vcc-0.5		Vcc	v
.,	Output High ("H") Voltage	Xout	Low Power	Іон = -50 μА	Vcc-0.5		Vcc	
Vон				High Power	No load applied		2.5		<u> </u>
	Output High (("H") Voltage	Xcour	Low Power	No load applied		1.6		V
Val				7, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	lo_ = 1 mA			0.5	V
				High Power	lo∟ = 0.1 mA			0.5	
	Output Low (ltput Low ("L") Voltage Холт	Low Power	IoL= 50 μA			0.5	V	
Val				High Power	No load applied		0		
	Output Low ("L") Voltage	Xcour	Low Power	No load applied		0		V
Vt+-Vt-	Hysteresis	TAOIN-TA4IN, TBOIN-TB2 CTS2, SCL, SDA, CLK0 Rx02, SIN3, SIN4		JT5, NMI, ADтяс, CTS0- A2cur-TA4cur, KI0-KI3, Rxco-				0.8	V
Vt+-Vt-	Hysteresis	RESET						1.8	V
Vt+-Vt-	Hysteresis	XIN						0.8	V
Ін	Input High ("H") Current		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107		Vi=3 V			4.0	μA
lı.	Input Low ("L") Current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107 XIN, RESET, CNVSS		Vi= 0 V			-4.0	μA	
Rpullup	Pull-up Resistance			7, P30 to P37, P60 to P67, 3, P95 to P97, P100 to P107	VI = 0 V	50	100	500	kΩ
Rfxin	Feedback Re		XIN	· · · ·			3.0		MΩ
Rfxan	Feedback Re	sistance	XCIN				25		MΩ
VRAM	RAM Standby			In stop mode	2.0			v	

Table 21.62 Electrical Characteristics (Note)

Vcc = 3V

NOTE:

1. Referenced to V ∞ = 3.0 to 3.6 V, V $_{SS}$ = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.



Table 21.63 Electrical Characteristics (2) (Note 1)

Vcc = 3V

Symbol	Parameter	Measurement Condition		Standard			Unit	
Symbol	Farameter		Measurer		Min.	Тур.	Max.	
lœ	Power Supply Current	Output pins are left open and	Mask ROM	f(BCLK) = 10 MHz, main clock, no division		8	13	mA
	(Vcc=3.0 to 3.6V)	other pins are connected to Vss		On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz		1		mA
			Flash memory	f(BCLK) = 10 MHz, main clock, no division		8	13	mA
			Flash memory program	f(BCLK) = 10 MHz, Vcc = 3.0 V		11		mA
			Flash memory erase	f(BCLK) = 10MHz, Vcc = 3.0 V		11		mA
			Mask ROM	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on ROM ⁽³⁾		20		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		25		μA
			Flash memory	f(BCLK) = 32 kHz, In low-power consumption mode, Program running on RAM ⁽³⁾		20		μA
				f(BCLK) = 32 kHz, In low-power consumption mode, Program running on flash memory ⁽³⁾		450		μA
				On-chip oscillation, f _{2(ROC)} selected, f(BCLK) = 1 MHz, In wait mode		45		μA
			Mask ROM, Flash memory	f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity high		6.6		μA
				f(BCLK) = 32 kHz, In wait mode ⁽²⁾ , Oscillation capacity low		2.2		μA
				While clock stops, Topr = 25° C		0.7	3	μA

NOTES:

1. Referenced to V ∞ = 3.0 to 3.6 V, Vss = 0 V at Topr = -40 to 85 ° C, f(BCLK) = 20 MHz unless otherwise specified.

With one timer operates, using fcaz.
 This indicates the memory in which the program to be executed exists.



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 21.64	External	Clock	Input	(XIN input)
-------------	----------	-------	-------	-------------

Symbol	Parameter	Standard		Unit
	Farameler	Min.	Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tr	External clock fall time		18	ns



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 21.65 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Deremeter	Standard		l locit
	Parameter		Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAilN input LOW pulse width	60		ns

Table 21.66 Timer A Input (Gating Input in Timer Mode)

	Parameter	Standard		
Symbol		Min.	Max.	Unit
tc(TA)	TAil input cycle time	600		ns
tw(TAH)	TAin input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 21.67 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	300		ns
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAilN input LOW pulse width	150		ns

Table 21.68 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		l locit
		Min.	Max.	Unit
tw(TAH)	TAim input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 21.69 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol		Standard		l locit
	Parameter		Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 21.70 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Deventer	Standard		Linit
Symbol	Parameter		Max.	Unit
tc(TA)	TAilN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAin input setup time	500		ns



Vcc = 3V

Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Table 21.71 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Deremeter	Standard		Linit
Symbol	Parameter		Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	120		ns

Table 21.72 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 21.73 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
	Falameter	Min.	Max.	
tc(TB)	TBiin input cycle time	600		ns
tw(TBH)	TBiin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 21.74 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 21.75 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 21.76 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



Vcc = 3V

(VCC = 3V, VSS = 0V, at Topr = - 40 to 85°C unless otherwise specified)

Symbol	Parameter	Standard clock mode		High-speed clock mode		
		Min.	Max.	Min.	Max.	Unit
tBUF	Bus free time	4.7		1.3		μs
tHD;STA	The hold time in start condition	4.0		0.6		μs
tLOW	The hold time in SCL clock 0 status	4.7		1.3		μs
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns
tHD;DAT	Data hold time	0		0	0.9	μs
tHIGH	The hold time in SCL clock 1 status	4.0		0.6		μs
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns
ts∪;DAT	Data setup time	250		100		ns
tsu;STA	The setup time in restart condition	4.7		0.6		μs
tsu;STO	Stop condition setup time	4.0		0.6		μs

Table 21.77 Multi-master I²C bus Line






Figure 21.10 Timing Diagram (1)






Figure 21.11 Timing Diagram (2)




Figure 21.12 Timing Diagram (3)

21.3 V Version

Symbol		Parameter		Condition	Value	Unit
Vcc	Supply Voltage			Vcc=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply \	/oltage		Vcc=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	P00 to P07, P10 to P17, P2 P30 to P37, P60 to P67, P7 P80 to P87, P90 to P93, P9 P100 to P107,	7º to P77, 9₅ to P97,		-0.3 to V∞+0.3	v
Vo	Output Voltage	XIN, VREF, RESET, CNVss P00 to P07, P10 to P17, P2 P30 to P37, P60 to P67, P7 P80 to P87, P90 to P93, P9 P100 to P107, XOUT	20 to P27, 70 to P77,		-0.3 to Vcc+0.3	v
Pd	Power Dissipation	DN		-40≤Topr≤85° C 85≤Topr≤125° C	300 200	mW mW
		during CPU operation			-40 to 125	°C
Topr	Operating Ambient	during flash memory	Program Space (Block 0 to Block 5)		0 to 60	°C
	Temperature	Temperature program and erase operation			-40 to 125	°C
Tstg	Storage Temper	ature			-65 to 150	°C

Table 21.78 Absolute Maximum Ratings



Symbol			Parameter			Stand	ard	Unit
Symbol			Falametei		Min.	Тур.	Max.	
Vcc	Supply Voltage				4.2		5.5	V
AVcc	Analog Supply Vo	ltage				Vcc		V
Vss	Supply Voltage					0		V
AVss	Analog Supply Vo	ltage				0		V
Viн	Input High ("H")	P00 to P07, P10 t	o P17, P20 to P27, F	230 to P37, P60 to P67,	0.7 Vcc		Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, F	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0.8 Vcc		Vcc	V
			When I ² C bus inpu	t level is selected	0.7 Vcc		Vcc	V
		SDAMM, SCLMM	When SMBUS inp	ut level is selected	1.4		Vcc	V
V⊫	Input Low ("L")	P00 to P07, P10 t	o P17, P20 to P27, F	230 to P37, P60 to P67,	0		0.3Vcc	V
	Voltage	P70 to P77, P80 t	o P87, P90 to P93, F	95 to P97, P100 to P107				
		XIN, RESET, CI	NVSS		0		0.2Vcc	V
		SDAMM, SCLMM	When I ² C bus inpu	t level is selected	0		0.3Vcc	V
			When SMBUS inp	ut level is selected	0		0.6	V
OH(peak)	Peak Output High	P00 to P07, P10 t	o P17, P20 to P27, F	230 to P37, P60 to P67,			-10.0	mA
	("H") Current			95 to P97, P100 to P107				
OH(avg)	Average Output			30 to P37, P60 to P67,			-5.0	mA
	High ("H") Current	,		95 to P97, P100 to P107				
OL(peak)	Peak Output Low ("L") Current			230 to P37, P60 to P67,			10.0	mA
-	· ,			295 to P97, P100 to P107				
OL(avg)	Average Output Low ("L") Current			30 to P37, P60 to P67,			5.0	mA
	. ,			295 to P97, P100 to P107				
f(Xıℕ)	Main Clock Input	Oscillation Freque	ency ⁽⁴⁾	Topr = -40 to 105 ° C	0		20	MHz
				Topr = -40 to 125 ° C	0		16	MHz
f(Xan)	Sub Clock Oscilla	• •				32.768	50	kHz
f1(ROC)	On-chip Oscillator				0.5	1	2	MHz
f2(ROC)	On-chip Oscillator				1	2	4	MHz
f3(ROC)	On-chip Oscillator				8	16	26	MHz
f(PLL)	PLL Clock Oscilla	tion Frequency ⁽⁴⁾		Topr = -40 to 105 ° C	10		20	MHz
				Topr = -40 to 125 ° C	10		16	MHz
f(BCLK)	CPU Operation C	lock Frequency		Topr = -40 to 105 ° C	0		20	MHz
				Topr = -40 to 125 ° C	0		16	MHz
tsu(PLL)	Wait Time to Stat	ilize PLL Frequer	ncy Synthesizer	Vcc = 5.0 V			20	MHz

Table 21.79 Recommended Operating Conditions ⁽¹⁾


NOTES:

1. Referenced to V ∞ = 4.2 to 5.5 V at Topr = -40 to 125 ° C unless otherwise specified.


2. The mean output current is the mean value within 100ms.

3. The total IOL(peak) for all ports must be 80 mA or less. The total IOH(peak) for all ports must be -80 mA or less.

4. Relationship among main clock oscillation frequency, PLL clock oscillation frequency and supply voltage.









Symbol	Paramete	r	Measurement Condition	5	Standard		
Symbol	i aramete		Measurement Condition	Min.	Min. Typ. Ma		Unit
-	Resolution		VREF = VCC			10	Bits
	Integral Nonlinearity	10 bit	$V_{REF} = V_{CC} = 5 V$			±3	LSB
	Error	8 bit	VREF = Vcc = 5 V			±2	LSB
	- Absolute Accuracy	10 bit	VREF = Vcc = 5 V			±3	LSB
-		8 bit	$V_{REF} = V_{CC} = 5 V$			±2	LSB
DNL	Differential Nonlinearity	Error				±1	LSB
-	Offset Error					±3	LSB
-	Gain Error					±3	LSB
RLADDER	Resistor Ladder		VREF = VCC	10		40	kΩ
tcow	10-bit Conversion Time Sample & Hold Function	Available	$V_{REF} = V_{CC} = 5 V$, $\phi AD = 10 MHz$	3.3			μs
tcow	8-bit Conversion Time Sample & Hold Function	Available	$V_{REF} = V_{CC} = 5 V$, $\phi AD = 10 MHz$	2.8			μs
Vref	Reference Voltage			2.0		Vcc	V
Via	Analog Input Voltage			0		VREF	V

Table 21.80 A/D Conversion Characteristics ⁽¹⁾

NOTES:

1. Referenced to V ∞ = AV ∞ = VREF = 4.2 to 5.5 V, Vss = AVss = 0 V at Topr = -40 to 125 ° C unless otherwise specified.

2. Keep ϕ AD frequency at 10 MHz or less.

4. When sample & hold function is enabled, sampling time is 3/ ϕ AD frequency. When sample & hold function is disabled, sampling time is 2/ ϕ AD frequency.



Table 21.81 Flash Memory Version Electrical Characteristics ⁽¹⁾ for 100/1000 E/W cycle products [Program Space and Data Space in U3; Program Space in U7]

Symbol	Paramet	or		Standard		
Symbol	Falaniet	ei	Min.	Typ. ⁽²⁾	Max.	Unit
-	Program and Erase Endurance ⁽³⁾		100/1000	(4, 11)		cycles
-	Word Program Time (Vcc = 5.0 V, Top	or = 25° C)		75	600	μs
-	- Block Erase Time (Vcc = 5.0 V, Topr = 25° C)	2-Kbyte Block		0.2	9	s
		8-Kbyte Block		0.4	9	s
		16-Kbyte Block		0.7	9	s
		32-Kbyte Block		1.2	9	s
td(SR-ES)	Duration between Suspend Request a	ind Erase Suspend			8	ms
tps	Wait Time to Stabilize Flash Memory Circuit				15	μs
-	Data Hold Time ⁽⁵⁾		20			years

Table 21.82 Flash Memory Version Electrical Characteristics ⁽⁶⁾ for 10000 E/W cycle products

		[Data S	Space in	U7 ⁽⁷⁾]	
Symbol	Parameter		Standard		Unit
- '	Falanelei	Min.	Typ. ⁽²⁾	Max.	Unit
-	Program and Erase Endurance ^(3, 8, 9)	10000 ^{(4, 10}))		cycles
-	Word Program Time (V ∞ = 5.0 V, Topr = 25° C)		100		μs
-	Block Erase Time (V ∞ = 5.0V, Topr = 25° C) (2-Kbyte block)		0.3		S
td(SR-ES)	Duration between Suspend Request and Erase Suspend			8	ms
tPS	Wait Time to Stabilize Flash Memory Circuit			15	μs
-	Data Hold Time ⁽⁵⁾	20			years

NOTES:

1. Referenced to VCC = 4.2 to 5.5 V at Topr = 0 to 60° C (program space)/ Topr = -40 to 125° C(data space), unless otherwise specified.

2. VCC = 5.0 V; TOPR = 25° C

3. Program and erase endurance is defined as number of program-erase cycles per block.

If program and erase endurance is n cycle (n = 100, 1000, 10000), each block can be erased and programmed n cycles.

For example, if a 2-Kbyte block A is erased after programming one-word data to each address 1,024 times, this counts as one program and erase endurance. Data cannot be programmed to the same address more than once without erasing the block. (rewrite prohibited).

4. Number of E/W cycles for which operation is guranteed (1 to minimum value are guranteed).

5. Topr = 55° C

6. Referenced to VCC = 4.2 to 5.5 V at Topr = -40 to 125° C unless otherwise specified.

7. **Table 21.82** applies for data space in U7 when program and erase endurance is more than 1,000 cycles. Otherwise, use **Table 21.81**.

- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 128 times maximum before erase becomes necessary. Maintaining an equal number of times erasure between block A and block B will also improve efficiency. It is recommended to track the total number of erasure performed per block and to limit the number of erasure.
- 9. If an erase error is generated during block erase, execute the clear status register command and block erase command at least 3 times until an erase error is not generated.
- 10. When executing more than 100 times rewrites, set one wait state per block access by setting the FMR17 bit in the FMR1 register to 1 (wait state). When accessing to all other blocks and internal RAM, wait state can be set by the PM17 bit, regardless of the FMR17 bit setting value.
- 11. The program and erase endurance is 100 cycles for program space and data space in U3; 1,000 cycles for program space in U7.
- 12. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for further details on the E/W failure rate.







Table 21.83 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measurement Condition	5	Unit		
Cymber			Min.	Тур.	Max. 2 40 150 150	O int
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on				2	ms
td(ROC)	Wait Time to Stabilize Internal On-chip Oscillator when Power-on	n Vcc=4.2 to 5.5V			40	μs
td(S-R)	STOP Release Time				150	μs
td(E-A)	Low Power Dissipation Mode Wait Mode Release Time	-			150	μs





Symbol		Parar	notor		Condition	Sta	andaro	b	Uni
Symbol		Faidi	netei		Condition	Min.	Тур.	Max.	
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон = -5 mA	Vcc-2.0		Vcc	V
	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
Vон	Output High	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Іон = -200 μА	Vcc-0.3		Vœ	V
VOI	("H") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P10₀ to P107					
	Output High (Холт	High Power	Іон = -1 mA	Vcc-2.0		Vcc	V
Vau	Output riigh (TT) Voltage		Low Power	Іон = -0.5 mA	Vcc-2.0		Vœ	`
Vон			~	High Power	No load applied		2.5		
	Output High ("H") Voltage	Xcour	Low Power	No load applied		1.6		V
Val	Output Low	put Low P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, Voltage P70 to P77, P80 to P87, P90 to P93, P95 to P97, P100 to P107			lo∟ = 5 mA			2.0	V
	("L") Voltage								
Val	Output Low	P00 to P07, P10 to P17, F	P20 to P27	r, P30 to P37, P60 to P67,	Ιοι = 200 μΑ			0.45	V
VUL	("L") Voltage	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P100 to P107					
	Output Low ("L") Voltage		X ==	High Power	lo∟ = 1 mA			2.0	v
		L) voltage	Xour	Low Power	lo∟ = 0.5 mA			2.0	
Vol	Output Low ("L") Voltage		High Power	No load applied		0			
		Xcour	Low Power	No load applied		0		V	
Vt+-Vt-	Hysteresis	TA0IN-TA4IN, TB0IN-TB2	IN, INTO-IN	IT5, NMI, ADTRG, CTS0-		0.2		1.0	V
		CTS2, SCL, SDA, CLK0	-CLK2, TA	2007-TA4007, Klo-Kl3, Rxdo-					
		Rxd2, Sin3, Sin4							
Vt+-Vt-	Hysteresis	RESET				0.2		2.5	V
Vt+-Vt-	Hysteresis	XIN				0.2		0.8	V
Ін	Input High	P00 to P07, P10 to P17, F			Vi = 5 V			5.0	μA
	("H") Current	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVSS							
lı∟	Input Low	P00 to P07, P10 to P17, F			VI = 0 V			-5.0	μA
	("L") Current	P70 to P77, P80 to P87, F	P90 to P93	s, P95 to P97, P100 to P107					
		XIN, RESET, CNVss							
Rpullup	Pull-up			r, P30 to P37, P60 to P67,	VI = 0 V	30	50	170	kΩ
	Resistance	P70 to P77, P80 to P87, F	P90 to P93	a, P95 to P97, P10₀ to P107					
Rfxin	Feedback Re	sistance	XIN				1.5		MΩ
Rfxcin	Feedback Re	sistance	XCIN				15		MΩ
VRAM	RAM Standby	/ Voltage			In stop mode	2.0			V

Table 21.84 Electrical Characteristics (1)

Vcc = 5V

NOTE:

1. Referenced to Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 105 ° C, f(BCLK) = 20 MHz / Vcc = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 125 ° C, f(BCLK) = 16 MHz, unless otherwise specified.

Vcc = 5V

μĀ

3

0.8

Standard Symbol Parameter Measurement Condition Unit Min. Typ. Max. Mask ROM f(BCLK) = 20 MHz, lcc Power Supply Output pins are 25 18 mΑ Current left open and main clock, no division (Vcc=4.2 to 5.5V) other pins are f(BCLK) = 16 MHz, 14 20 mΑ connected to Vss main clock, no division On-chip oscillation, 2 mΑ f2(ROC) selected, f(BCLK) = 1 MHz f(BCLK) = 20 MHz. 18 25 mΑ Flash memory main clock, no division f(BCLK) = 16 MHz. 14 20 mΑ main clock, no division On-chip oscillation, f2(ROC) selected, 2 mΑ f(BCLK) = 1 MHz Flash memory 11 mΑ f(BCLK) = 10 MHz, Vcc = 5.0 V program Flash memory 11 mΑ f(BCLK) = 10 MHz, Vcc = 5.0 V erase μĀ Mask ROM f(BCLK) = 32 kHz,25 In low-power consumption mode, Program running on ROM⁽³⁾ On-chip oscillation, 50 μΑ f2(ROC) selected, f(BCLK) = 1 MHz, In wait mode f(BCLK) = 32 kHz,μA 25 Flash memory In low-power consumption mode, Program running on RAM⁽³⁾ f(BCLK) = 32 kHz. 450 μA In low-power consumption mode, Program running on flash memory⁽³⁾ On-chip oscillation, f2(ROC) selected, 50 μΑ f(BCLK) = 1 MHz, In wait mode f(BCLK) = 32 kHz, In wait mode⁽²⁾, Mask ROM, 8.5 μΑ Flash memory Oscillation capacity high μĀ f(BCLK) = 32 kHz, In wait mode⁽²⁾, 3 Oscillation capacity low

Table 21.85 Electrical Characteristics (2) (1)

NOTES:

1. Referenced to V ∞ = 4.2 to 5.5 V, V \otimes = 0 V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V ∞ = 4.2 to 5.5 V, V \otimes = 0V at Topr = -40 to 105 ° C, f(BCLK) = 20MHz / V \infty

While clock stops, Topr = 25° C

Topr = -40 to 125 ° C, f(BCLK) = 16 MHz, unless otherwise specified.

2. With one timer operates, using fc32.

3. This indicates the memory in which the program to be executed exists.



Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

	Deremeter		Standard		Linit
Symbol	Parameter		Min.	Max.	- Unit
ta		Topr=-40° C to 105° C	50		ns
ic	External Clock Input Cycle Time	Topr=-40° C to 125° C	62.5		ns
	External Clock Input High ("H") Width	Topr=-40° C to 105° C	20		ns
LVV(H)		Topr=-40° C to 125° C	25	Max. Max. 9 15 9	ns
thereas	External Clock Input Low ("L") Width	Topr=-40° C to 105° C	20		ns
LVV(L)		Topr=-40° C to 125° C	25	Max.	ns
tr	External Clock Rise Time	Topr=-40° C to 105° C		9	ns
u		Topr=-40° C to 125° C		15	ns
tf	External Clock Fall Time	Topr=-40° C to 105° C		9	ns
u		Topr=-40° C to 125° C	Min. Max. 50 62.5 20 25 20 25 20 9 15 9	15	ns

Table 21.86 External Clock Input (XIN input)



Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

Table 21.87 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	
tc(TA)	TAin Input Cycle Time	100		ns
tw(tah)	TAiıN Input High ("H") Width	40		ns
tw(TAL)	TAin Input Low ("L") Width	40		ns

Table 21.88 Timer A Input (Gating Input in Timer Mode)

Symbol Parameter tc(TA) TAilN Input Cycle Time tw(TAH) TAilN Input High ("H") Width	Deventer	Standard		1.1
Symbol	Parameter	Standard Unit Min. Max. 400 ns 200 ns 200 ns	Unit	
tc(ta)	TAin Input Cycle Time	400		ns
tw(tah)	TAiıN Input High ("H") Width	200		ns
tw(TAL)	TAiıN Input Low ("L") Width	200		ns

Table 21.89 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Star	Linit	
Symbol	Falameter	Min.	00 ns	
tc(ta)	TAin Input Cycle Time	200		ns
tw(tah)	TAiıN Input High ("H") Width	100		ns
tw(TAL)	TAiıN Input Low ("L") Width	100		ns

Table 21.90 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol Parameter Stand tw(TAH) TAilN Input High ("H") Width 100	Idard	Linit		
Symbol	Falameter	Min. Max.		
tw(tah)	TAiıN Input High ("H") Width	100		ns
tw(TAL)	TAiıN Input Low ("L") Width	100		ns

Table 21.91 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(UP)	TAiout Input Cycle Time	2000		ns	
tw(UPH)	TAiou⊤ Input High ("H") Width			ns	
tw(UPL)	TAiout Input Low ("L") Width	1000		ns	
tsu(UP-TIN)	TAiout Input Setup Time	400		ns	
th(TIN-UP)	TAiout Input Hold Time	400		ns	

Table 21.92 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falance	Min.	Max.	
tC(TA)	TAin Input Cycle Time			ns
tsu(TAIN-TAOUT)	TAiout Input Setup Time			ns
tsu(taout-tain)	TAin Input Setup Time	200		ns



Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

Table 21.93 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(tb)	TBin Input Cycle Time (counted on one edge)	100		ns	
tw (твн)	TBin Input High ("H") Width (counted on one edge)	40		ns	
tw(TBL)	TBin Input Low ("L") Width (counted on one edge)	40		ns	
tc(tb)	TBin Input Cycle Time (counted on both edges)	200		ns	
tw(твн)	TBin Input High ("H") Width (counted on both edges)	80		ns	
tw(tbl)	TBin Input Low ("L") Width (counted on both edges) 80				

Table 21.94 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(tb)	TBin Input Cycle Time			ns	
tw(твн)	TBi⊪ Input High ("H") Width			ns	
tw(TBL)	TBiiN Input Low ("L") Width	200		ns	

Table 21.95 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(TB)	TBin Input Cycle Time			ns	
tw(твн)	TBin Input High ("H") Width			ns	
tw(TBL)	TBin Input Low ("L") Width			ns	

Table 21.96 A/D Trigger Input

Symbol	Parameter		Standard		
Symbol	Falance	Min.	Max	Unit	
tC(AD)	ADTRG Input Cycle Time (required for trigger)	1000		ns	
tw(ADL)	ADTRG Input Low ("L") Width	125		ns	

Table 21.97 Serial I/O

Symbol	Parameter		Standard		
Symbol	Faiametei	Min.	Max.	Unit	
tc (СК)	CLKi Input Cycle Time	200		ns	
tw(CKH)	CLKi Input High ("H") Width	100		ns	
tw(CKL)	CLKi Input Low ("L") Width	100		ns	
td(C-Q)	TxDi Output Delay Time		80	ns	
th(C-Q)	TxDi Hold Time	0		ns	
tsu(D-C)	RxDi Input Setup Time	70		ns	
th(C-Q)	RxDi Input Hold Time			ns	

Table 21.98 External Interrupt INTi Input

Symbol	Parameter		Standard		
Symbol	Falancici	Min.	Max.	Unit	
tw(INH)	INTi Input High ("H") Width	250		ns	
tw(INL)	INTi Input Low ("L") Width	250		ns	



Vcc = 5V

(Vcc=5V, Vss=0V, at Topr=-40 to 125°C unless otherwise specified)

Ourseland	Parameter	Standard clock mode		High-speed clock mode		11	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
tBUF	Bus free time	4.7		1.3		μs	
tHD;STA	The hold time in start condition	4.0		0.6		μs	
tLOW	The hold time in SCL clock "0" status	4.7		1.3		μs	
tR	SCL, SDA signals' rising time		1000	20+0.1Cb	300	ns	
tHD;DAT	Data hold time	0		0	0.9	μs	
tHIGH	The hold time in SCL clock "1" status	4.0		0.6		μs	
tF	SCL, SDA signals' falling time		300	20+0.1Cb	300	ns	
tsu;DAT	Data setup time	250		100		ns	
ts∪;STA	The setup time in restart condition	4.7		0.6		μs	
tsu;STO	Stop condition setup time	4.0		0.6		μs	

Table 21.99 Multi-master I²C Bus Line







Figure 21.13 Timing Diagram (1)










Figure 21.15 Timing Diagram (3)



22. Usage Notes

22.1 SFRs

22.1.1 For 80-Pin Package

Set the IFSR20 bit in the IFSR2A register to 0 after reset and set bits PACR2 to PACR0 in the PACR register to 0112.

22.1.2 For 64-Pin Package

Set the IFSR20bit in the IFSR2A register to 0 after reset and set bits PACR2 to PACR0 in the PACR register to 0102.

22.1.3 Register Setting

Immediate values should be set in the registers containing write-only bits. When establishing a new value by modifying a previous value, write the previous value into RAM as well as the register. Change the contents of the RAM and then transfer the new value to the register.



22.2 Clock Generation Circuit

22.2.1 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met.

	Symbol Parameter		Standard			
Symbol			Min.	Тур.	Max.	Unit
f(ripple)	Power supply ripple allowable frequency(Vcc)				10	kHz
Vp-p(ripple)	Power supply ripple allowabled amplitude	(Vcc=5V)			0.5	V
	voltage	(Vcc=3V)			0.3	V
Vcc(dv/dt)	Power supply ripple rising/falling gradient	(Vcc=5V)			0.3	V/ms
		(Vcc=3V)			0.3	V/ms




Figure 22.1 Voltage Fluctuation Timing



22.2.2 Power Control

- 1. When exiting stop mode by hardware reset, the device will startup using the on-chip oscillator.
- 2. Set the MR0 bit in the TAiMR register(i=0 to 4) to 0 (pulse is not output) to use the timer A to exit stop mode.
- 3. When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the MCU enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1:			
	FSET	I	;
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

4. When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to 1, and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1 (all clock stops), and, some of these may execute before the MCU enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:	FSET	I	
	BSET	CM10	; Enter stop mode
	JMP.B	L2	; Insert JMP.B instruction
L1:			
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

5. Wait until the main clock oscillation stabilization time, before switching the CPU clock source to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the CPU clock source to the sub clock.

6. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A dash current may flow through the input ports in high impedance state, if the input is floating. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A/D converter

When A/D conversion is not performed, set the VCUT bit in ADiCON1 register to 0 (no Vref connection). When A/D conversion is performed, start the A/D conversion at least 1 μ s or longer after setting the VCUT bit to 1 (Vref connection).

(c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to 0 (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.



22.3 Protection

Set the PRC2 bit to 1 (write enabled) and then write to any address, and the PRC2 bit will be cleared to 0 (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction.



22.4 Interrupts

22.4.1 Reading Address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to 0. If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to 0. This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

22.4.2 Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to 000016 after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

22.4.3 NMI Interrupt

- The NMI interrupt is invalid after reset. The NMI interrupt becomes effective by setting the PM24 bit in the PM2 register to "1". Set the PM24 bit to "1" when a high-level signal ("H") is applied to the NMI pin. If the PM24 bit is set to "1" when a low-level signal ("L") is applied, NMI interrupt is generated. Once NMI interrupt is enabled, it will not be disabled unless a reset is applied.
- 2. The input level of the $\overline{\text{NMI}}$ pin can be read by accessing the P8_5 bit in the P8 register.
- 3. When selecting $\overline{\text{NMI}}$ function, stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM1 register's CM10 bit is fixed to 0.
- 4. When selecting $\overline{\text{NMI}}$ function, do not go to wait mode while input on the $\overline{\text{NMI}}$ pin is low. This is because when input on the $\overline{\text{NMI}}$ pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. When selecting $\overline{\text{NMI}}$ function, the low and high level durations of the input signal to the $\overline{\text{NMI}}$ pin must each be 2 CPU clock cycles + 300 ns or more.
- 6. When using the NMI interrupt for exiting stop mode, set the NDDR register to FF16 (disable digital debounce filter) before entering stop mode.

22.4.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions. **Figure 22.2** shows the procedure for changing the interrupt generate factor.




Figure 22.2 Procedure for Changing the Interrupt Generate Factor

22.4.5 INT Interrupt

- 1. Either an "L" level of at least tw(INH) or an "H" level of at least tw(INL) width is necessary for the signal input to pins INT0 through INT5 regardless of the CPU operation clock.
- 2. If the POL bit in registers INT0IC to INT5IC or bits IFSR7 to IFSR0 in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.
- 3. When using the INT5 interrupt for exiting stop mode, set the P17DDR register to FF16 (disable digital debounce filter) before entering stop mode.

22.4.6 Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to 1 (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to 0 (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupts enabled) before the interrupt control register is rewrited, due to the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT	SWITCH1:

FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	;Set the TA0IC register to 0016
NOP		•
NOP		
FSET	I	; Enable interrupts

The number of NOP instruction is as follows. PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits): 3

Example 2:Using the dummy read to keep the FSET instruction waiting

	<u> </u>	
FCLR	I	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
MOV.W	MEM, R0	; <u>Dummy read</u>
FSET	I	; Enable interrupts

Example 3: Using the POPC instruction to changing the I flag

INT_SWITCH3:

PUSHC	FLG	
FCLR	1	; Disable interrupts
AND.B	#00h, 0055h	; Set the TA0IC register to 0016
POPC	FLG	; Enable interrupts

22.4.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.



22.5 DMAC

22.5.1 Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

- (a) Conditions
 - The DMAE bit is set to 1 again while it remains set (DMAi is in an active state).
 - A DMA request may occur simultaneously when the DMAE bit is being written.
- (b) Procedure
 - (1) Write 1 to the DMAE bit and DMAS bit in DMiCON register simultaneously⁽¹⁾.
- (2) Make sure that the DMAi is in an initial state⁽²⁾ in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

NOTES:

 The DMAS bit remains unchanged even if 1 is written. However, if 0 is written to this bit, it is set to 0 (DMA not requested). In order to prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, 1 should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is 1.) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



22.6 Timers

22.6.1 Timer A

22.6.1.1 Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure the TAiMR register is modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always FFFF16. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.

22.6.1.2 Timer A (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure bits TAZIE, TA0TGL, and TA0TGH in the TAiMR register, the UDF register, the ONSF register, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always FFFF16 when the timer counter underflows and 000016 when the timer counter overflows. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.
- 3. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



22.6.1.3 Timer A (One-shot Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
 (i = 0 to 4) register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register and the
 TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).
 Always make sure bits TA0TGL and TA0TGH in the TAiMR register, the ONSF register, and the
 TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after
 reset or not.
- 2. When setting TAiS bit to 0 (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit in TAilC register is set to 1 (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When the external trigger has been selected, a maximun delay of one cycle of the count source occurs between the trigger input to TAiN pin and output in one-shot timer mode.
- 4. The IR bit is set to 1 when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to 0 after the changes listed above have been made.

- 5. When a trigger occurs while the timer is counting, the counter reloads the reload register value, and continues counting after a second trigger is generated and the counter is decremented once. To generate a trigger while counting, space more than one cycle of the timer count source from the first trigger and generate again.
- 6. When selecting the external trigger for the count start conditions in timer A one-shot timer mode, do generate an external trigger 300ns before the count value of timer A is set to 000016. The one-shot timer does not continue counting and may stop.
- 7. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.

22.6.1.4 Timer A (Pulse Width Modulation Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using bits TA0TGL and TA0TGH in the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).
 Always make sure bits TA0TGL and TA0TGH in the TAiMR register, the ONSF register and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.
- 2. The IR bit is set to 1 when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to 0 by program after the above listed changes have been made.

- 3. When setting TAiS register to 0 (count stop) during PWM pulse output, the following action occurs:Stop counting.
 - When TAiouT pin is output "H", output level is set to "L" and the IR bit is set to 1.
 - When TAiout pin is output "L", both output level and the IR bit remains unchanged.
- 4. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the TA10UT, TA20UT and TA40UT pins go to a high-impedance state.



22.6.2 Timer B

22.6.2.1 Timer B (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to 1 (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not.

2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always FFFF16. If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.

22.6.2.2 Timer B (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 2) register and TBi register before setting the TBiS bit in the TABSR register to 1 (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not.

2. The counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always FFFF16. If the TBi register is read after setting a value in it but before the counter starts counting, the read value is the one that has been set in the register.

22.6.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

- The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 2) register before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not. To clear the MR3 bit to 0 by writing to the TBiMR register while the TBiS bit is set to 1 (count starts), be sure to write the same value as previously written to bits TM0D0, TM0D1, MR0, MR1, TCK0, and TCK1 and a 0 to the MR2 bit.
- 2. The IR bit in TBiIC register (i=0 to 2) goes to 1 (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit in TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to 0 (no overflow), set TBiMR register with setting the TBiS bit to 1 and counting the next count source after setting the MR3 bit to 1 (overflow).
- 5. Use the IR bit in TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.

- 6. When a count is started and the first effective edge is input, an undefined value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is undefined at the beginning of a count. MR3 may be set to 1 and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

22.6.3 Three-phase Motor Control Timer Function

When the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forced cutoff by SD pin input (high-impedance) enabled), the INV03 bit in the INVC0 register is set to 1 (three-phase motor control timer output enabled), and a low-level ("L") signal is applied to the \overline{SD} pin while a three-phase PWM signal is output, the MCU is forced to cutoff and pins U, \overline{U} , V, \overline{V} , W, and \overline{W} are placed in a high-impedance state and the INV03 bit is set to 0 (three-phase motor control timer output disabled).

To resume the three-phase PWM signal output from pins U, \overline{U} , V, \overline{V} , W, and \overline{W} , set the INV03 bit to 1 and the IVPCR1 bit to 0 (three-phase output forced cutoff disabled) after the \overline{SD} pin level becomes "H". Then set the IVPCR1 bit to 1 (three-phase output forced cutoff enabled) in order to enable the three-phase output forced cutoff function by input to the SD pin again.

The INV03 bit cannot be set to 1 while an "L" signal is input to the \overline{SD} pin. To set the INV03 bit to 1 after forcible cutoff, write 1 to the INV03 bit and read the bit to ensure that it is set to 1 by program. Then set the IVPCR1 bit to 1 after setting it to 0.



22.7 Timer S

22.7.1 Rewrite the G1IR Register

Bits in the G1IR register are not automatically set to 0 (no interrupt requested) even if a requested interrupt is acknowledged. Set each bit to 0 by program after the interrupt requests are verified.

The IC/OC interrupt is generated when any bit in the G1IR register is set to 1 (interrupt requested) after all the bits are set to 0. If conditions to generate an interrupt are met when the G1IR register holds the value other than 0016, the IC/OC interrupt request will not be generated. In order to enable an IC/OC interrupt request again, clear the G1IR register to 0016. Use the following instructions to set each bit in the G1IR register to 0.

Subject instructions: AND, BCL

Figure 22.3 shows an example of IC/OC interrupt i flow chart.




Figure 22.3 IC/OC Interrupt i Flow Chart

RENESAS

22.7.2 Rewrite the ICOCiIC Register

When the interrupt request to the ICOCiIC register is generated during the instruction process, the IR bit may not be set to 1 (interrupt requested) and the interrupt request may not be acknowledged. At that time, when the bit in the G1IR register is held to 1 (interrupt requested), the following IC/OC interrupt request will not be generated. When changing the ICOCiIC register settiing, use the following instruction.

Subject instructions: AND, OR, BCLR, BSET

When initializing Timer S, change the ICOCiIC register setting with the request again after setting registers IOCiIC and G1IR to 0016.

22.7.3 Waveform Generating Function

1. If the BTS bit in the G1BCR1 register is set to 0 (base timer is reset) when the waveform is generating and the base timer is stopped counting, the waveform output pin keeps the same output level. The output level will be changed when the base timer and the G1POj register match the setting value next time after the base timer starts counting again.

2. If the G1POCRj register is set when the waveform is generated, the same setting value of the IVL bit is applied to the waveform generating pin. Do not set the G1POCRj register when the waveform is generating.

3. When the RST1 bit in the G1BCR1 register is set to 1 (the base timer is reset by matching the G1PO0 register), the base timer is reset after two clock cycles of fBT1 when the base timer value matches the G1PO0 register value. A high-level ("H") signal is applied to the OUTC10 pin between the base timer value match to the base timer reset.

22.7.4 IC/OC Base Timer Interrupt

If the MCU is operated in the combination selected from **Table 22.1** for use when the RST4 bit in the G1BCR0 register is set to 1 (reset the base timer that matches the G1BTRR register) to reset the base timer, an IC/OC base timer interrupt request is generated twice.

IT Bit in the G1BCR0 Register	G1BTRR Register
0 (bit 15 in the base timer overflows)	07FFF16 to 0FFFE16
1 (bit 14 in the base timer overflows)	03FFF16 to 0FFFE16 or 0BFFF16 to 0FFFE16

The second IC/OC base timer interrupt request is generated because the base timer overflow request is generated after one fBT1 clock cycle as soon as the base timer is reset.

One of the following conditions must be met in order not to generate the IC/OC base timer interrupt request twice:

- 1) When the RST4 bit is set to 1, set the G1BTRR register with a combination other than what is listed in **Table 22.1**.
- 2) Do not reset the base timer by matching the G1BTRR register. Reset the base timer by matching the G1P00 register. In other words, do not set the RST4 bit to 1 to reset the base timer. Set the RST1 bit in the G1BCR1 register to 1 (reset the base timer that matches the G1P00 register).

22.8 Serial I/O

22.8.1 Clock-Synchronous Serial I/O

22.8.1.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on SD pin enabled), the P73/RTS2/TxD1(when the U1MAP bit in PACR register is 1) and CLK2 pins go to a high-impedance state.

22.8.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in UiC1 register is set to 1 (transmission enabled)
- The TI bit in UiC1 register is set to 0 (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}\textsc{i}$ pin is set to "L"

22.8.1.3 Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to 1 (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to 1 (overrun error occurred). In this case, because the content of the UiRB register is undefined, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to 0, and in low state if the CKPOL bit is set to 1 before the following conditions are met:
 - The RE bit in the UiC1 register is set to 1 (reception enabled)
 - The TE bit in the UiC1 register is set to 1 (transmission enabled)
 - The TI bit in the UiC1 register= 0 (data present in the UiTB register)

22.8.2 UART Mode

22.8.2.1 Special Mode 1 (I²C bus Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ) from 0 to 1.

22.8.2.2 Special Mode 2

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the RTS2 and CLK2 pins go to a high-impedance state.

22.8.2.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to 1 (transmission complete) and U2ERE bit to 1 (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to 0 (no interrupt request) after setting these bits.

22.8.3 SI/O3, SI/O4

The SOUTi default value which is set to the SOUTi pin by the SMi7 bit approximately 10ns may be output when changing the SMi3 bit from 0 (I/O port) to 1 (SOUTi output and CLKfunction) while the SMi2 bit in the SiC (i=3 and 4) to 0 (SOUTi output) and the SMi6 bit is set to 1 (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from 0 to 1, set the default value of the SOUTi pin by the SMi7 bit.



22.9 A/D Converter

- 1. Set registers ADCON0 (except bit 6), ADCON1, ADCON2 and ADTRGCON when A/D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit in ADCON1 register is changed from 0 (Vref not connected) to 1 (Vref connected), start A/D conversion after passing 1 μ s or longer.
- To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVcc, VREF, and analog input pins (ANi, AN0i, AN2i(i=0 to 7), and AN3i(i=0 to 2)) each and the AVss pin. Similarly, insert a capacitor between the Vcc1 pin and the Vss pin. Figure 22.4 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to 0 (input mode). Also, if the TGR bit in the ADCON0 register is set to 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to 0 (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)
- 6. The φAD frequency must be 10 MHz or less. Without sample-and-hold function, limit the φAD frequency to 250kHz or more. With the sample and hold function, limit the φAD frequency to 1MHz or more.
- 7. When changing an A/D operation mode, select analog input pin again in bits CH2 to CH0 in the ADCON0 register and bits SCAN1 to SCAN0 in the ADCON1 register.




Figure 22.4 Use of capacitors to reduce noise

RENESAS

- 8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed trigger mode 0 or delayed trigger mode 1
 - Check to see that A/D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A/D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- 9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to 0 (A/D conversion halted), the conversion result of the A/D converter is undefined. The contents of ADi registers irrelevant to A/D conversion may also become undefined. If while A/D conversion is underway the ADST bit is cleared to 0 in a program, ignore the values of all ADi registers.
- 10. When setting the ADST bit in the ADCON register to 0 and terminating forcefully by a program in single sweep conversion mode, A/D delayed trigger mode 0 and A/D delayed trigger mode 1 during A/D converting operation, the A/D interrupt request may be generated. If this causes a problem, set the ADST bit to 0 after an interrupt is disabled.



22.10 Multi-Master I²C bus Interface

22.10.1 Writing to the S00 Register

When the start condition is not generated, the SCL pin may output the short low-signal ("L") by setting the S00 register. Set the register when the SCL pin outputs an "L" signal.

22.10.2 AL Flag

When the arbitration lost is generated and the AL flag in the S10 register is set to 1 (detected), the AL flag can be cleared to 0 (not detected) by writing a transmit data to the S00 register. The AL flag should be cleared at the timing when master geneates the start condition to start a new transfer.



22.11 CAN Module

22.11.1 Reading COSTR Register

The CAN module on the M16C/29 Group updates the status of the C0STR register in a certain period. When the CPU and the CAN module access to the C0STR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (See **Figure 22.5**)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (1) There should be a wait time of 3fCAN or longer (see **Table 22.2**) before the CPU reads the C0STR register. (See **Figure 22.6**)
- (2) When the CPU polls the C0STR register, the polling period must be 3fCAN or longer. (See **Figure 22.7**)

3fcan period = 3 x XIN (Original oscillation period) x Division value of the CAN clock (CCLK)		
(Example 1) Condition X _{IN} 16 MHz CCLK: Divided by 1	3f _{CAN} period = 3 x 62.5 ns x 1 = 187.5 ns	
(Example 2) Condition X _{IN} 16 MHz CCLK: Divided by 2	3fcan period = 3 x 62.5 ns x 2 = 375 ns	
(Example 3) Condition X _{IN} 16 MHz CCLK: Divided by 4	3f _{CAN} period = 3 x 62.5 ns x 4 = 750 ns	
(Example 4) Condition X _{IN} 16 MHz CCLK: Divided by 8	3f _{CAN} period = 3 x 62.5 ns x 8 = 1.5 μs	
(Example 5) Condition X _{IN} 16 MHz CCLK: Divided by 16	$3f_{CAN}$ period = 3 x 62.5 ns x 16 = 3 μ s	

Table 22.2 CAN Module Status Updating Period






Figure 22.5 When Updating Period of CAN Module Matches Access Period from CPU




Figure 22.6 With a Wait Time of 3fCAN Before CPU Read





Figure 22.7 When Polling Period of CPU is 3fCAN or Longer

22.11.2 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the MCU, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc. **Tables 22.3 and 22.4** show pin connections of CAN transceiver.

Table 22.3 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)



Note 1: The pin which controls the operation mode of CAN transceiver. Note 2: Connect to enabled port to control CAN transceiver.

	Sleep mode	Normal operation mode
STB pin (Note 1)	"L"	"H"
EN pin (Note 1)	"L"	"H"
CAN communication	impossible	possible
Connection	M16C/29 CTx0 CTx0 CRx0 Port ⁽²⁾ Port ⁽²⁾ Switch OFF	M16C/29 CTxo CTxo CRxo Port ⁽²⁾ Port ⁽²⁾ Witch ON Port ⁽²⁾

Table 22.4 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)

Note 1: The pin which controls the operation mode of CAN transceiver. Note 2: Connect to enabled port to control CAN transceiver.

22.12 Programmable I/O Ports

- 1. If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the P72 to P75, P80 and P81 pins go to a high-impedance state.
- 2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

- 3.When the SM32 bit in the S3C register is set to 1, the P32 pin goes to high-impedance state. When the SM42 bit in the S4C register is set to 1, the P96 pin goes to high-impedance state.
- 4. When the INV03 bit in the INVC0 register is 1(three-phase motor control timer output enabled), an "L" input on the P85 /NMI/SD pin, has the following effect.
 - •When the TB2SC register IVPCR1 bit is set to 1 (three-phase output forcible cutoff by input on \overline{SD} pin enabled), the U/ \overline{U} / V/ \overline{V} / W/ \overline{W} pins go to a high-impedance state.
 - •When the TB2SC register IVPCR1 bit is set to 0 (three-phase output forcible cutoff by input on \overline{SD} pin disabled), the U/ \overline{U} / V/ \overline{V} / W/ \overline{W} pins go to a normal port.

Therefore, the P85 pin can not be used as programmable I/O port when the INV03 bit is set to 1. When the \overline{SD} function isn't used, set to 0 (Input) in PD85 and pullup to H in the P85 $\overline{\text{/NMI/SD}}$ pin from outside.



22.13 Electric Characteristic Differences Between Mask ROM and Flash Memory Version

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.



22.14 Mask ROM Version

22.14.1 Internal ROM Area

In the masked ROM version, do not write to internal ROM area. Writing to the area may increase power consumption.

22.14.2 Reserved Bit

The b3 to b0 in addresses 0FFFF16 are reserved bits. Set these bits to 11112.



22.15 Flash Memory Version

22.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of MCU, these addresses are allocated to the vector addresses ("H") of fixed vectors. The b3 to b0 in address 0FFFF16 are reserved bits. Set these bits to 11112.

22.15.2 Stop Mode

When the MCU enters stop mode, execute the instruction which sets the CM10 bit to 1 (stop mode) after setting the FMR01 bit to 0 (CPU rewrite mode disabled) and disabling the DMA transfer.

22.15.3 Wait Mode

When the MCU enters wait mode, excute the WAIT instruction after setting the FMR01 bit to 0 (CPU rewrite mode disabled).

22.15.4 Low PowerDissipation Mode, On-Chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to 1 (main clock stop), the following commands must not be executed.

- Program
- Block erase

22.15.5 Writing Command and Data

Write the command code and data at even addresses.

22.15.6 Program Command

Write xx4016 in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

22.15.7 Operation Speed

When CPU clock source is main clock, before entering CPU rewrite mode (EW mode 0 or 1), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register. Also, when CPU clock is f3(ROC) on-chip oscillator clock, before entering CPU rewrite mode (EW mode 0 or 1), set the ROCR3 to ROCR2 bits in the ROCR register to "divide by 4" or "divide by 8". On both cases, set the PM17 bit in the PM1 register to 1 (with wait state).

22.15.8 Instructions Inhibited Against Use

The following instructions cannot be used in EW mode 0 because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

22.15.9 Interrupts

EW Mode 0

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

- The address match interrupt cannot be used because the flash memory's internal data is referenced. EW Mode 1
 - Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or auto erase period with erase-suspend function disabled.
 - The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

22.15.10 How to Access

To set the FMR01, FMR02, FMR11 or FMR16 bit to 1, set the subject bit to 1 immediately after setting to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set the bit to 1. Set the bit when the PM24 bit is set to 1 ($\overline{\text{NMI}}$ funciton) and an high-level ("H") signal is applied to the $\overline{\text{NMI}}$ pin.

22.15.11 Writing in the User ROM Area

EW Mode 0

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/ O or parallel I/O mode should be used.

EW Mode 1

• Avoid rewriting any block in which the rewrite control program is stored.

22.15.12 DMA Transfer

In EW mode 1, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register is set to 0(during the auto program or auto erase period).

22.15.13 Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, and Block Erase).

The software commands are aborted by hardware reset 1, brown-out detection reset (hardware reset 2), $\overline{\text{NMI}}$ interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.

22.15.14 Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100 1,000 10,000) each block can be erased n times. For example, if a 2K byte block A is erased after writing 1 word data 1024 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same adrress more than once without erasing the block. (Rewrite prohibited)

22.15.15 Flash Memory Version Electrical Characteristics 10,000 E/W cycle products (Normal: U7, U9; T-ver./V-ver.: U7)

When Block A or B E/W cycles exceed 100, set the FMR17 bit in the FMR1 register to 1 (1 wait) to select one wait state per block access for products U7 and U9. When the FMR17 bit is set to 1, one wait state is inserted per access to Block A or B - regardless of the value of the PM17 bit. Wait state insertion during access to all other blocks, as well as to internal RAM, is controlled by the PM17 bit - regardless of the setting of the FMR17 bit.

To use the limited number of erasure efficiently, write to unused address within the block instead of rewite. Erase block only after all possible address are used. For example, an 8-word program can be written 128 times before erase becomes necessary.

Maintaining an equal number of erasure between Block A and B will also improve efficiency.

We recommend keeping track of the number of times erasure is used.

22.15.16 Boot Mode

An undefined value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin. When setting the CNVss pin to "H", the following procedure is required:

(1) Apply an "L" signal to the RESET pin and the CNVss pin.

- (2) Bring Vcc to more than 2.7V, and wait at least 2 msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.



22.16 Noise

Connect a bypass capacitor (approximately 0.1μ F) across the Vcc and Vss pins using the shortest and thicker possible wiring. **Figure 22.8** shows the bypass capacitor connection.





Figure 22.8 Bypass Capacitor Connection




22.17 Instruction for a Device Use

When handling a device, extra attention is necessary to prevent it from crashing during the electrostatic discharge period.





Appendix 1. Package Dimensions





Appendix 2. Functional Comparison

Appendix 2.1 Difference between M16C/28 Group and M16C/29 Group (Normal-ver.)⁽¹⁾

•		-	
Item	Description	M16C/28(Normal-ver.)	M16C/29(Normal-ver.)
Clock Generation Circuit	Clock output function (function of b1 to b0 bits in the CM0 register)	Not available (reserved bit)	Available (clock output function select bit)
Protection	Function of the PRC0 bit	Enable to set the CM0, CM1, CM2, POCR, PLC0 and PCLKR registers	Enable to set the CM0, CM1, CM2, POCR, PLC0, PCLKR and CCLKR registers
Interrupt	The IFSR20 bit setting in the IFSR2A register	Set to 1	Set to 0
	The b1 bit in the IFSR2A register	Not available (reseved bit)	Interrupt cause switching bit (0: A/D conversion, 1:key input)
	The b2 bit in the IFSR2A register	Not available (reseved bit)	Interrupt cause switching bit (0: CAN0 wake-up/ error)
	Interrupt cause in the Interrupt number 13	Key input interrupt	CAN0 error
	Interrupt cause in the Interrupt number 14	Key input interrupt	A/D, key input interrupt
Three-phase Motor Control Timer	Three-phase port switching function (function of 035816)	Not available (reserved register)	Available (port function select register)
A/D	Number of A/D input pin	24 channels (excluding AN ₃₀ to AN ₃₂)	27 channels (including AN30 to AN32)
	Delayed trigger mode 0	Not available in the 1st chip version and chip version A	Available
	Delayed trigger mode 1	Not available in the 1st chip version and chip version A	Available
CAN module	compatible to 2.0B	Not available (all related registers are reserved registers)	Available (1 channel)
CRC Calculation	Available (compatible to CRC- CCITT and CRC-16 methods)	Not available (all related registers are reserved registers)	Available (1 circuit)
Pin Function	2 pins (80-pin/85-pin package), 62 pins (64-pin package)	P93/AN24	P93/AN24/CTX
	3 pins (80-pin/85-pin package), 64 pins (64-pin package)	P92/TB2in	P92/AN32/TB2IN/CRX
	4 pins (80-pin/85-pin package), 1 pin (64-pin package)	P91/TB1IN	P91/AN31/TB1IN
	5 pins (80-pin/85-pin package), 2 pins (64-pin package)	P90/TB0IN	P90/AN30/TB0IN/CLKOUT
Flash Memory	P93 in standard serial I/O mode	I (other than 128 Kbyte version) I/O (128 Kbyte version)	CTX output

I: Input O: Output I/O: Input and output

NOTE:

 Since the M16C/28 group uses the common emulator used in the M16C/29 group, all the functions are available for M16C/28. When evaluating M16C/28 group, do not access to the SFR which is not built-in the M16C/28 gorup. Refere to hardware manual for details and electrical characteristics.



Appendix 2.2 Difference between M16C/28 and M16C/29 Group (T-ver./V-ver.)⁽¹⁾

Item	Description	M16C/28(T-ver./V-ver.)	M16C/29(T-ver./V-ver.)	
Protection	Function of the PRC0 bit	Enable to set the CM0, CM1, CM2, POCR, PLC0 and PCLKR registers	Enable to set the CM0, CM1, CM2, POCR, PLC0, PCLKR and CCLKR registers	
Interrupt	The IFSR20 bit setting in the IFSR2A register	Set to 1	Set to 0	
	The b1 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: A/D conversion, 1:key input)	
	The b2 bit in the IFSR2A register	Not available (reserved bit)	Interrupt cause switching bit (0: CAN0 wake-up/ error)	
	Interrupt cause in the Interrupt number 13	Key input interrupt	CAN0 error	
	Interrupt cause in the Interrupt number 14	Key input interrupt	A/D, key input interrupt	
CAN module	compatible to 2.0B	Not available (all related registers are reserved registers)	Available (1 channel)	
Pin Function	2 pins (80-pin/85-pin package), 62 pins (64-pin package)	P93/AN24	P93/AN24/CTX	
	3 pins (80-pin/85-pin package), 64 pins (64-pin package)	P92/TB2IN	P92/AN32/TB2IN/CRX	

I: Input O: Output I/O: Input and output

NOTE:

 Since the M16C/28 group uses the common emulator used in the M16C/29 group, all the functions are available for M16C/28. When evaluating M16C/28 group, do not access to the SFR which is not built-in the M16C/28 gorup. Refere to hardware manual for details and electrical characteristics.



Register Index

DM0IC 76

DMOSL 93

DM1IC 76

DM1SL 94

DTT 129

FMR0 341

FMR1 341

FMR4 342

G1BCR0 142

G1BCR1 143

G1BTRR 144

G1BT 142

G1DV 143

G1FE 148

G1FS 148

G1IE0 150

G1IE1 150

G1IR 149

ICOCOIC 76

ICOC1IC 76

IDB0 129

IDB1 129

IFSR 77, 85

IFSR2A 77

INT0IC to INT2IC 76

IICIC 76

INT3IC 76

INT4IC 76

INT5IC 76

INVC0 127

INVC1 128

ICTB2 129, 130

L

G1PO0 to G1PO7 147

G1TM0 to G1TM7 146

G1TPR6 to G1TPR7 145

G1POCR0 to G1POCR7 146

G1TMCR0 to G1TMCR7 145

F

G

DM1CON 94

Α

AD0 to AD7 226 ADCON0 to ADCON2 224 ADIC 76 ADSTATO 226 ADTRGCON 225 AIER 88

В

BCNIC 76 BTIC 76

С

C01ERRIC 76 C01WKIC 76 COAFS 299 C0CONR 297 C0CTLR 293 C0ICR 296 C0IDR 296 COMCTLj 292 CORECIC 76 CORECR 298 C0SSTR 295 C0STR 294 C0TECR 298 COTRMIC 76 C0TSR 299 CCLKR 53 CM0 49 CM1 50 CM2 51 CPSRF 105, 118 CRCD 314 CRCIN 314 CRCMR 314 CRCSAR 314

D

D4INT 40 DAR0 95 DAR1 95 DM0CON 94

REJ09B0101-0112

page 456 of 458 Rev. 1.12 Mar.30, 2007

RENESAS

Κ

KUPIC 76

Ν

NDDR 327

0

ONSF 105

Ρ

P0 to P3 324 P17DDR 327 P6 to P10 324 PACR 177, 326 PCLKR 52 PCR 326 PD0 to PD3 323 PD6 to PD10 323 PDRF 137 PFCR 139 PLC0 53 PM0 44 PM1 44 PM2 45, 52 PRCR 69 PUR0 to PUR2 325

R

 RMAD0
 88

 RMAD1
 88

 ROCR
 50

 ROMCP
 336

S

S00 258 S0D0 257 S0RIC to S2RIC 76 S0TIC to S2TIC 76 S10 260 S1D0 259 S20 258 S2D0 263 S31C 76 S3BRG 218 S3C 218 S3D0 261 S3TRR 218

 S4BRG
 218

 S4C
 218

 S4D0
 262

 S4IC
 76

 S4TRR
 218

 SAR0
 95

 SAR1
 95

 SCLDAIC
 76

Т

TA0 to TA4 104 TA0IC to TA4IC 76 TA0MR to TA4MR 103 TA11 130 TA1MR 133 TA2 130 TA21 130 TA2MR 133 TA4 130 TA41 130 TA4MR 133 TABSR 104, 118, 132 TB0 to TB2 118 TB0IC to TB2IC 76 TB0MR to TB2MR 117 TB2 132 TB2MR 133 TB2SC 131, 227 TCR0 95 TCR1 95 **TPRC** 139 TRGSR 105, 132

U

U0BRG to U2BRG 174 U0C0 to U2C0 176 U0C1 to U2C1 177 U0MR to U2MR 175 U0RB to U2RB 174 U0TB to U2TB 174 U2SMR 178 U2SMR2 178 U2SMR3 179 U2SMR4 179 UCON 176 UDF 104

RENESAS

V

VCR1 **39** VCR2 **39**

W

WDC 90 WDTS 90



Rev.	Date		Description
		Page	Summary
0.70	Mar/ 29/Y04	1	"1. Overview" and "1.1. Application" are partly revised.
		2, 3	Table 1.2.1 and 1.2.2 are partly revised.
		8, 9	Figure 1.5.1 and 1.5.2 are partly revised.
		10	Table 1.6.1 is revised.
		22	Figure 4.8 is partly revised.
		28	Section "5.5 Voltage Detection Circuit" and Figure 5.5.2 are partly revised.
		30	Figure 5.5.3 is partly revised.
		31	Figure 5.5.4 is partly revised.
		32	Section "5.5.1 Voltage Detection Interrupt" and "5.5.1.1.1 Limitations of Stop
			Mode" are partly revised.
		36	Figure 7.1 is partly revised.
		37	Figure 7.2 is partly revised.
		38	Figure 7.3 is partly revised.
		39	Figure 7.5 is partly revised.
		40	Figure 7.6 is partly revised.
		41	"CCLKR register" of Figure 7.7 is partly revised.
		42	Section "7.1 Main clock" is partly revised.
		45	Figure 7.4.1 is partly revised.
		46	Section "7.5 CPU Clock and Peripheral Function Clock" and "7.5.2 Peripheral
			Function Clock" are partly revised.
		54	Section "7.7 System Clock Protective Function" and "7.8 Oscillation Stop and Re-
			oscillation Detect Function" are partly revised.
		57	Figure 8.1 is partly revised.
		64	Figure 9.3.1 is partly revised.
		65	IFSR2A registerin Figure 9.3.2 is partly revised.
		66	Section "9.3.2 IR Bit" is partly revised.
		67	Section "9.4 Interrupt Sequence" is partly revised.
		68	Section "9.4.1 Interrupt Response Time" and Figure 9.4.1.1 are partly revised.
		73	Section "9.6 INT Interrupt" is partly revised.
		74	Section "9.9 CAN0 Wake-up Interrupt" is partly revised.
		94	"Divide ratio" of Table 12.1.1.1 is partly revised.
		102	"8-bit PWM" of Table 12.1.4.1 is partly revised.
		106	"Timer Bi register" in Figure 12.2.3 is partly revised.
		111	Section "12.2.4 A-D Trigger mode" and Table 12.2.4.1 are partly revised.
		112	Figure 12.2.4.2 is partly revised.
		115	Figure 12.3.2 is partly revised.
		117	"Timer B2 interrupt occurences fequency set counter" in Figure 12.3.4 is partly
			revised.
		119	Figure 12.3.6 is partly revised.

Rev.	Date		Description
		Page	Summary
		122	"Figure 12.3.9 PFCR register and TPRC register" is deleted.
		125	Figure 12.3.1.2.1 and the section 12.3.1.2.4 are partly revised.
		126	Section "Three-phase/Port Output Switch Function" and "Figure 12.3.2.1 PFCR
			register and TPRC register" are added.
		166	"UART 2 special mode register 2" in Figure 14.1.8 is partly revised.
		167	"UART 2 special mode register 3" in Figure 14.1.9 is partly revised.
		210	Note 1 in Table 15.1.1.1 is deleted.
		213	Figure 15.4 is partly revised.
		214	Figure 15.5 is partly revised.
		219	Section "15.1.3 Single Sweep mode" is partly revised.
		221	Section "15.1.4 Repeat Sweep mode 0" is partly revised.
		223	Section "15.1.5 Repeat Sweep mode 1" is partly revised.
		225	Section "15.1.6 Simultaneous Sample Sweep Mode", Table 15.1.6.1, and Figure
			15.1.6.1 are partly revised.
		228	Section "15.1.7 Delayed Trigger Mode 0" and Table 15.1.7.1 are partly revised.
		229	Figure 15.1.7.1 is partly revised.
		230, 231	Figure 15.1.7.2 and 15.1.7.3 are partly revised.
		232	Figure 15.1.7.3 is deleted.
		235	Section "15.1.8 Delayed Trigger Mode 1" and Table 15.1.8.1 are partly revised.
		241	Figure 15.5.1 is partly revised.
		276 to 300	Chapter "17. CAN Module" is revised.
		301	Chapter "18. CRC Calculation Circuit" is partly revised.
		303	Figure 18.3 is partly revised.
		304	Chapter "19. Programmable I/O ports" is partly revised.
		305	Section "19.5 Pin Assignment Control Register" is partly revised.
		313	"Pull-up control register" in Figure 19.3.1 is partly revised.
		320	Table 20.4 and 20.5 and Note 6 and 10 are partly revised.
		321	Note 3 in Table 20.6 is added.
		342	Table 20.43 and 20.44 and Note 10 are partly revised.
		343	Note 3 in Table 20.45 is added.
		360 to 372	Section "20.3 V version" is deleted.
		373	Table 21.1 is partly revised.
		282	Section "•FMR01 Bit", "•FMR02 Bit" and "•FMSTP Bit" are partly revised.
		383	Section "•FMR16 Bit", "• FMR17 Bit" and "FMR41 Bit" are partly revised.
		384	Figure 21.5.1 is revised.
		387	Figure 21.5.1.3 is partly revised.
		392	Section "21.4.2 EW1 Mode" is partly revised.
			Section "21.6.4 How to Access" is partly revised.
			Section "21.7.5. Block Erase" is partly revised.

Rev.	Date		Description
		Page	Summary
		399	Figure 21.9.1 is partly revised.
		400	Figure 21.9.2 is partly revised.
		403	Section "21.10.1 ROM Code Protect Function" is partly revised.
		404	Section "21.11.1 ROM Code Protect Function" is partly revised.
			Table 21.11.1 is revised.
		405	Figure 21.11.1 is revised.
		406	Figure 21.11.2 is revised.
		407	Figure 21.11.3 is revised.
0.71	April/15/Y04	B-1 to B-3	"Quick Reference to Page Classified by Address" are revised.
		B-4, B-5	"Quick Reference to Page Classified by Address" are partly revised.
		2,3	Table 1.2.1 and Table 1.2.2 is partly revised.
		6,7	Table 1.4.1 to 1.4.3 is partly revised.
		14	Not e2 in Figure 3.1 is added.
		15 to 20	Figure 4.1 to Figure 4.6 are revised.
		21, 22, 25	Figure 4.7, Figure 4.8 and Figure 4.11 are partly revised.
		29	Section "5.5 Voltage Detection Circuit" is partly revised.
		33	Figure 5.5.1.1.2.1 is partly revised.
		34	Figure 6.2 is partly revised.
		40	The PM2 register in Figure 7.6 is partly revised.
		64	Figure 9.3.1 is partly revised.
		65	The IFSR2A register in Figure 9.3.2 is partly revised.
		112	Figure 12.2.4.2 is partly revised.
		119	Figure 12.3.6 is partly revised.
		126	Section "12.3.2 Three-phase/Port Output Switch Function" is revised. Figure
			"12.3.2.1. Usage Example of Three-phse/Port output switch function" is added.
		130	Figure 13.2 is partly revised.
		134 137	Figure 13.6 is partly revised. Figure 13.10 is partly revised.
		162	"UARTi receive buffer register" in Figure 14.1.4 is partly revised.
		170	Table 14.1.1.2 is partly revised.
		177 184	Table 14.1.2.2 is partly revised. Figure 14.1.3.1 is partly revised.
		214	Figure 15.5 is partly revised.
		230, 231	Figure 15.1.7.2 and Figure 15.1.7.3 are partly revised.
		233	Figure 15.1.7.5 is partly revised.
		235	Section "15.1.8 Delayed Trigger Mode 1" is partly revised.
		236, 237	Figure 15.1.8.2 and Figure 15.1.8.3 are partly revised.
		240	Section "15.3 Sample and Hold" and Figure 15.5.1 are partly revised.
		244	Figure 16.2 is partly revised.
		321	Table 20.4 and Table 20.5 are partly revised.
		342	Table 20.43 and Table 20.44 are partly revised.

Rev.	Date		Description
		Page	Summary
		360	Table 21.1 is partly revised.
		368	Section "21.4.2 EW1 Mode" is partly revised.
0.80	Sep/03/Y04	2,3	Table 1.2.1 and Table 1.2.2 are partly revised.
		6,7	Table 1.4.1 to Table 1.4.3 are partly revised.
		7	Figure 1.4.1 is partly revised.
		8,9	Figure 1.5.1 and Figure 1.5.2 are partly revised.
		21	Figure 4.7 is partly revised.
		24	Figure 4.10 is partly revised.
		26	Section "5.1.2 Hardware Reset 2" is partly revised.
		29 to 34	Section "5.5 Voltage Detection Circuit" is revised.
		80	Section "10.2 Cold start / Warm start" is added.
		322	Table 20.2 is partly revised.
		323	Table 20.3 is partly revised.
		325	Table 20.6 and Table 20.7 are partly revised.
		327	Table 20.9 is partly revised.
		331	Title of Table 20.23 is partly revised.
		335	Table 20.25 is partly revised.
		339	Title of Table 20.39 is partly revised.
		343	Table 20.41 is partly revised.
		344	Table 20.42 is partly revised.
		346	"Low Voltage Detection Circuit Electrical Characteristics" is deleted.
			Talbe 20.45 is partly revised.
		348	Table 20.47 is partly revised.
		352	Title of Table 20.61 is partly revised.
		356	Talbe 20.63 is partly revised.
		360	Title of Table 20.77 is partly revised.
		398	64P6Q-A package is revised.
1.00	Nov/01/Y04	All pages	Words standardized (on-chip oscillator, A/D)
		2, 3	Table1.2.1 and Table 1.2.2 are partly revised.
		8, 9	Table 1.4.4 to 1.4.6 and figure 1.4.2 to 1.4.6 are added.
		28	"5.1.2 Hardware Reset 2" is partly revised.
		29	"5.4 Oscillation Stop Detection Reset" is partly revised.
		38	Table 7.1 is partly revised.
		41	Note 6 in Figure 7.3 is partly revised. b7 to b4 bit in Figure 7.4 is revised.
		42	Figure 7.5 is partly revised.
		43	"PCLKR register" in Figure 7.6 is partly revised.
		50	"7.6.1 Normal Operation Mode" is partly revised.
		51	Note 1 in Table 7.6.1.1 is partly revised.
		57	"7.8 Oscillation Stop and Re-oscillation Detect Function" is partly revised.

Rev.	Date		Description
		Page	Summary
		66	"9.3 Interrupt Control" is partly revised.
		76	"9.6 INT Interrupt" and "9.7 NMI Interrupt" are partly revised.
		77	"9.8 Key Input Interrupt" and "9.9 CAN0 Wake-up Interrupt" are partly revised.
		80	"10. Watchdog Timer" is partly revised.
		80, 81	"10.1 Count source protective mode" is partly revised.
		81	Note 2 in Figure 10.2 is revised.
		118	Figure 12.3.1 is partly revised.
		121	"Three-phase output buffer register" in Figure 12.3.4 is partly revised.
		133 to 138	Figure 13.1 to 13.6 are partly revised.
		141	"Function enable register" in Figure 13.9 is partly revised.
		150	Table 13.4.1 is partly revised.
		161	"13.6 I/O Port Function Select" is partly revised.
		198	Figure 14.1.4.1 is partly revised.
		209	Figure 14.2.1 is partly revised.
		210	Figure 14.2.2 is partly revised.
		214	"Integral Nonlinearity Error" in Table 15.1 is partly revised.
		253,254	Figure 16.6 and Figure 16.7 are partly revised.
		261	"16.5.4 Bit 3: Arbitration lost detection flag" is partly revised.
		266	"16.6.5 I2C system clock select bits" and Talbe 16.6 are partly revised.
		275	"9)" in "16.13.2 Example of Slave Receive" is revised.
		296	"17.3 Configuration of the CAN Module System Clock" is partly revised.
		306	"18.1 CRC snoop" is partly revised.
		337	Table 20.25 is partly revised.
		368	"21.1 Flash Memory Performance" is partly revised.
		367,368	"21.2 Memory Map" is partly revised.
		372	"21.4 CPU Rewrite Mode" is partly revised.
		373	"21.4.1 EW0 Mode" and "21.4.2 EW1 Mode" are partly revised.
		374	"FMR01 Bit" is partly revised.
		375	"FMR17 Bit" is partly revised.
		383	"21.7.4 Program Command (4016)" is partly revised.
		390	Table 21.9.1 and Note 2 are partly revised.
		391,392	Figure 21.9.1 and Figure 21.9.2 are partly revised.
		393,394	Figure 21.9.2.1 and Figure 21.9.2.2 are partly revised.
		396	Table 21.11.1 and Note 1 are partly revised.
		397,398	Figure 21.11.1 and Figure 21.11.2 are partly revised.
		399	Figure 21.11.3 is partly revised.
1.10	10/10/06	All Pages	Package code changed: 80P6Q-A to PLQP0080KB-A, 64P6Q-A to PLQP0064KB-A
			Words standardized: Low voltage detection, CPU clock, MCU, SDA2, SCL2

Rev.	Date		Description
		Page	Summary
			Overview
		2	• Table 1.1 and 1.2 Performance Outline Voltage detection circuit are modified,
			note 3 is modified
		4 - 5	Figure 1.1 and 1.2 Block Diagrams are updated
		6 - 7	Table 1.3 to 1.5 Product Lists are updated
		8	Figure 1.3 Produt Numbering System is modified
		9	• Tables 1.6 to 1.8 Product Code B3, B7, D3, D5, D7, D9 are deleted
			Tables 1.9 to 1.11 Product Code Mask ROM versions are newly added
		13 - 17	• Table 1.9 and 1.10 Pin Characteristics for 80-, and 64-pin Packages are added
		18	Table 1.11 Pin Description Tables are modified
			Memory
		23	Figure 3.1 Memory Map 48Kbyte memory size is deleted
			Special Function Register
		24 - 34	Table 4.1 to 4.11 SFR Information values after reset
		24	Table 4.1 SFR Information(1) Note 3 is deleted
			Reset
		35	• 5.1.2 Hardware Reset 2 Note is modified, description is modified
		38	• 5.5 Voltage Dection Circuit modified
			• Figure 5.4 Voltage Detection Circuit Block modified, WDC5 bit circuit deleted
			Processor Mode
		44	Figure 6.1 PM1 Register Note 2 information partially added
		45	Figure 6.2 PM2 Register added
		46	• Figure 6.3 Bus Block Diagram and Table 6.1 Accessible Area and Bus
			Cycle added
			Clock Generation Circuit
		47	• Table 7.1 Clock Generation Circuit Specifications Oscillation stop, restart
			function modified
		48	• Figure 7.1 Clock Generation Circuit Upper portion of figure is modified
		50	Figure 7.4 ROCR Register Bit conents are modified
		52	• Figure 7.6 PCLKR Register and PM2 Register Note 2 is modified
		54	Figure 7.8 Examples of Main Clock Connection Circuit is modified
		55	Figure 7.9 Examples of Sub Clock Connection Circuit is modified
			• 7.5.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO,
			fAD, fC32, fCAN0) revised
		59	• 7.6.1 Normal Operation Mode Information is modified
		60	• Table 7.4 Setting Clock Related Bit and Modes Multi-master I2C bus interrupt
			and Timer S interrupt added
		61	Table 7.5 Pin Status in Wait Mode newly added
			Table 7.6 Interrupts to Exit Wait Mode modified

Rev.	Date		Description
		Page	Summary
		63	• Figure 7.11 State Transition to Stop Mode and Wait Mode modified, Note 7 is added
		64	• Figure 7.12 State Transition in Normal Mode modified, note 5 deleted, note 6
			and 7 are simplified
		65	• Table 7.7 Allowed Transition and Setting note 2 partially modified, table con
			tents are partially modified
		68	Figure 7.13 Procedure to Switch Clock Source From On-chip Oscillator
			Clock to Main Clock is modified
			Interrupt
		70	Note is newly added
		73	Table 9.1 Fixed Vector Tables Note 2 is added
			Watchdog Timer
		89	 Additional information of the WDTS register is inserted
		90	Figure 10.1 Watchdog Timer Block Diagram modified
			• Figure 10.2 WDC Register and WDTS Register All notes are deleted
		-	• 10.2 Cold Start/Warm Start Section is deleted
			DMAC
		96	Note is added
			Timer
		105	Figure 12.6 TRGSR Register Note 2 added
		117	• 12.2 Timer B Description of A/D trigger mode modified
			• Figure 12.15 Timer B Block Diagram "A/D trigger mode" is added
		123	12.2.4 A/D Trigger Mode Description modified
		129	• Figure 12.28 IDB0 Register, IDB1 Register, DTT Register, and ICTB2 Regis-
			ter Information of bit 7 and 6 modified
		131	Figure 12.30 TB2SC Register Note 4 added, contents modified
		133	• Figure 12.32 TA1MR Register, TA2MR Register, TA4MR Register MR0 bit is
			modified
		134	• Figure 12.33 Triangular Wave Modulation Operation Description modified
		135	• Figure 12.34 Sawtooth Wave Modulation Operation Description modified
		139	Figure 12.38 TPRC Register Bit map is modified
			Timer S
		142	• Figure 13.2 G1BT and G1BCR0 Registers Function of G1BT register modified,
			note 3 is added, function of bits 5 to 3 modified, description patially modified
		143	Figure 13.3 G1BCR1 Register Note 1 is partially added
		146	• Figure 13.6 G1TM0 to G1TM7 Registers Note 3 and 4 are added
		151-166	• Table 13.2, 13.5, 13,8, 13.9 and 13.10 Output wave form and Selectable func-
			tion are modified
		155	Figure 13.15 Base Timer Reset Operation by Base Timer Reset Register
			Base timer overflow request line is added, base timer interrupt line is modified,

Rev.	Date		Description
		Page	Summary
			note 1 is added
		160	Figure 13.21 Prescaler Function and Gate Function Note 1 modified
		166	• Table 13.10 SR Waveform Output Mode Specifications Specification modified
		167	• Figure 13.24 Set/Reset Waveform Output Mode Description for (1) Free-run-
			ning operation modified, register names modified
		168	Table 13.11 Pin Setting for Time Measurement and Waveform Generating
			Functions Description of port direction modified
			Serial I/O
		170	Note is modified
		171	• Figure 14.1 Block Diagram of UARTi (i = 0 to 2) PLL clock is added to the
			upper portion of diagram
		174	• Figure 14.4 U0TB to U2TB, U0RB to U2RB, U0BRG to U2BRG Registers
			Note 2 is modified, note 3 is newly added
		175	• Figure 14.5 U0MR Register, U1MR Register Bit map is modified
		176	• Figure 14.6 U0C0 Register Note 3 modified, Note 4 to 7 are added
			Figure 14.6 U2C0 Register Note 2 is added
		177	Figure 14.7 PACR Register added
		180	• Table 14.1 Clock Synchronous Serial I/O Mode Specifications Select func-
			tion modified, note 2 modified
		182	Table 14.3 Pin Functions Note 1 added
			Table 14.4 P64 Pin Functions Note 1 added
		183	• Figure 14.10 Typical transmit/receive timings in clock synchronous serial I/
			O mode Example of receive timing: figure modified
		184	• 14.1.1.1 Counter Measre for Communication Error Occurs newly added
		185	• 14.1.1.2 CLK Polarity Select Function Newly added
		186	Figure 14.14 Transfer Clock Output From Multiple Pins Note 2 added
		187	• 14.1.1.7 CTS/RTS separate function (UART0) modified
			Figure 14.15 CTS/RTS Separate Function Usage Note 1 added
		188	 Table 14.5 UART Mode Specifications Select function modified, note 1 modi- fied
		190	Table 14.7 I/O Pin Functions in UART Mode Note 1 added
			• Table 14.8 P64 Pin Functions in UART Mode Note 2 added
		192	• Figure 14.17 Receive Operation RTSi line is modified
			• 14.1.2.1 Bit Rates newly added
			Table 14.9 Example of Bit Rates and Settings newly added
		193	• 14.1.2.2 Counter Measure for Communication Error newly added
		195	• 14.1.2.6 CTS/RTS Separate Function (UART0) P70 pin is added
			Figure 14.21 CTS/RTS Separate Function Note 1 added
		196	Table 14.10 I ² C mode Specifications Note 2 modified

Rev.	Date		Description
		Page	Summary
		214	• Figure 14.31 Transmit and Received Timing in SIM Mode partially modified
		217	• 14.2 SI/O3 and SI/O4 Note added
		218	Figure 14.36 S3C and S4C Registers Note 5 is added
			• Figure 14.36 S3BRG and S4BRG Registers Note 3 is added
		220	Figure 14.38 Polarity of Transfer Clock figure modified
		221	• 14.2.3 Functions for Setting an SOUTi Initial Value Description modified
			A/D Converter
		222	Note added
			• Table 15.1 A/D Converter Performance Integral Nonlinearity Error modified
		224	Figure 15.2 ADCON2 Registers b2-b1 function modified
		227	• Figure 15.5 TB2SC Register Reserved bit map modified
		229	• Figure 15.7 ADCON0 to ADCON2 Registers in One-shot Mode ADCON2
			register: b2-b1 function modified
		231	• Figure 15.9 ADCON0 to ADCON2 Registers in Repeat Mode ADCON2 regis-
			ter: b2-b1 function modified
		233	• Figure 15.11 ADCON0 to ADCON2 Registers in Single Sweep Mode
			ADCON2 register: b2-b1 function modified
		235	• Figure 15.13 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 0
			ADCON2 register: b2-b1 function modified
		237	• Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1
			ADCON2 register: b2-b1 function modified
		239	• Figure 15.17 ADCON0 to ADCON2 Registers in Simultaneous Sample
			Sweep Mode ADCON2 register: b2-b1 function modified
		241	Table 15.10 Delayed Trigger Mode 1 Specifications Note 1 is modified
		245	• Figure 15.22 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 0
			ADCON2 register: b2-b1 function modified
		251	• Figure 15.27 ADCON0 to ADCON2 Registers in Delayed Trigger Mode 1
			ADCON2 register: b2-b1 function modified
		254	• 15.5 Analog Input Pin and External Sensor Equivalent Circuit Example is
			deleted
			• 15.5 Output Impedance of Sensor under A/D Conversion is added
			Figure 15.29 Analog Input Pin and External Sensor Equivalent Circuit Note
			1 is added
		-	Precaution of Using A/D Converter deleted
			Multi-master I ² C bus INTERFACE
		255	Table 16.1 Multi-master I ² C bus Interface Functions I/O pin added
		256	• Figure 16.1 Block Diagram of Multi-master I ² C bus Interface Bit name and
			register name are modified
		257	Figure 16.2 S0D0 Register Bit map is modified

Rev.	Date		Description
		Page	Summary
		258	Figure 16.3 S00 Register Note is modified
		259	Figure 16.4 S1D0 Register Reserved bit map modified
		260	Figure 16.5 S10 Register b7-b6 modified
		262	• Figure 16.7 S4D0 Register Bit reserved map is modified
		269	• 16.5.1 Bit 0: Last Receive Bit (LRB) modified
			• 16.5.2 Bit 1: General call detection flag (ADR0) modified, note 1 modified
			• 16.5.3 Bit 2: Slave address comparison flag (AAS) modified
		270	 16.5.5 Bit 4: I²C Bus Interface Interrupt Request Bit (PIN) modified
			• 16.5.6 Bit 5: Bus Busy Flag (BB) Bit names are modified
		271	• 16.5.8 Bit 7: Communication Mode Select bit (MST) modified
		276	• 16.7.1 Bit0: Time-Out Detection Function Enable Bit (TOE) is modified
			• 16.7.5 Bit7: STOP Condition Detection Interrupt Request Bit (SCPIN) is
			modified
		279	 16.11 Stop Condition Generation Method Description added
		282	 16.13 Address Data Communication modified
			CAN Module
		292	• Figure 17.6 C0MCTLj Register RspLock bit's name changed, note 2 revised
		293	• Figure 17.7 C0CTLR Register Note 4 added, functions partially modified
		294	• Figure 17.8 C0STR Register Note 1 deleted, functions partially modified
		298	• Figure 17.13 CORECR Register Note 2 deleted, note 1 partially modified
			• Figure 17.14 C0TECR Register Note 1 modified, note is relocated
		299	Figure 17.15 C0TSR Register Note 1 modified
		300	Figure 17.17 Transition Between Operational Modes Partially modified
		301	• 17.2.3 CAN Sleep Mode Partially deleted
		304	Table 17.2 Example of Bit-Rate 24-MHz is deleted
		308	• 17.8 Time Stamp Counter and Time Stamp Function Partially deleted
		310	Figure 17.25 Timing of Receive Data Frame Sequence IF to IFS
		311	Figure 17.26 Timing of Transmit Sequence IF to IFS
			CRC Calculation Circuit
		313	18.1 CRC Snoop Description partially added
			Programmable I/O Ports
		316	Note added
			 19.3 Pull-up Control Register 0 to 2 Description partially added
		317	 19.6 Digital Debounce Function Filter width formula modified
		318-321	• Figure 19.1 I/O Ports (1) to Figure 19.4 I/O Ports (4) are modified
		326	Figure 19.10 PACR Register Note 1 is modified
		327	• Figure 19.11 NDDR and P17DDR Register Functions modified, notes are added
		328	• Figure 19.12 Functioning of Digital Debounce Filter modified, procedure note
			modified

Rev.	Date		Description
		Page	Summary
		329	Table 19.1 Unassigned Pin Handling in Single-chip Mode Note 5 added
			Flash Memory Version
		330	• 20.1 Flash Memory Performance Description partially deleted
			Table 20.14 Flash Memory Version Specifications Note 3 added
		331	• 20.1.1 Boot Mode added
		332	20.2 Memory Map Description is modified
		335	20.3.1 ROM Code Protect Function Description is modified
		336	Figure 20.4 ROMCP Address is modified
		337	Table 20.3 EW Mode 0 and EW Mode 1 Note 2 is modified
		339	• 20.5.1 Flash Memory Control Register 0 FMR01 Bit and FMR02 Bit: descrip-
			tion is modified
		340	• 20.5.2 Flash Memory Control Register 1 (FMR1) FMR6 Bit is modified,
			FMR17 Bit is modified
		341	• Figure 20.6 FMR0 and FMR1 Registers FMR0 register: note 3 modified, value
			after reset modified; FMR1 register: note 3 modified, reserved bit map modified
		342	Figure 20.7 FMR4 Register Note 2 is modified
		345	20.6.3 Interrupts EW1 mode modified
			20.6.4 How to Access FMR16 bit is added
		346	20.6.9 Stop Mode modified
		352	Table 20.7 Errors and FMR0 Register Status Register name modified
		355	Table 20.8 Pin Functions Pin settings are partially modified
			Electrical Characteristics
			V version is newly added
		366	• Table 21.1 Absolute Maximum Ratings Parameters of Pd and Topr are modi-
			fied
		367	• Table 21.2 Recommended Operating Conditions VIH and VIL are modified
		368	Table 21.3 A/D Conversion Characeristics tSAMP deleted, note 4 added
		369	• Table 21.4 Flash Memory Version Electrical Characteristics: Standard val-
			ues of Program and Erase Endrance cycle modified, tps added
			Table 21.5 Flash Memory Version Electrical Characteristics: tps added, data
			hold time added, note 1, 3, 8 modified, note 11 and 12 added
		370	Table 21.6 Low Voltage Detection Circuit Electrical Characteristics Note 4 added
			Table 21.7 Power Supply Circuit from Timing CharacteristicsL Note 2 & 3
			are deleted, figure modified
		372	Table 21.9 Electrical Characteristics(2) Note 5 is added
		380	Table 21.5 Electrical Characteristics(2) Note 5 is added Table 21.25 Electrical Characteristics(2) Note 5 is added
		387	• Table 21.23 Electrical Gharacteristics(2) Note 3 is added
		307	fied

Rev.	Date		Description
		Page	Summary
		388	• Table 21.41 Recommended Operating Conditions VIH and VIL are modified
		389	Table 21.42 A/D Conversion Characeristics tSAMP deleted, note 4 added
		390	• Table 21.43 Flash Memory Version Electrical Characteristics: Standard val-
			ues of Program and Erase Endrance cycle modified, tps added
			• Table 21.44 Flash Memory Version Electrical Characteristics: tps added,
			data hold time added, note 1, 3, 8 modified, note 11 and 12 added
		391	Table 21.45 Power Supply Circuit from Timing CharacteristicsL Note 2 & 3
			are deleted, td(S-R) and td(E-A) are deleted, figure modified
		393	• Table 21.47 Electrical Characteristics(2) Note 4 is added
		401	• Table 21.63 Electrical Characteristics(2) Note 4 is added
			Precautions
		422	22.2.1 PLL Frequency Synthesizer modified
		423	 22.2.2 Power Control Subsection sequence modified, 2., 3. and 4. information modified
		425	• 22.4.3 NMI Interrupt 2. information partially deleted, 6. information added
		426	• 22.4.5 INT Interrupt 3. information added
		427	• 22.4.6 Rewrite the Interrupt Control Register Example 1 is modified
		431	• 22.6.1.3 Timer A (One-shot Timer Mode) 6. information added
		434	• 22.6.3 Three-phase Motor Control Timer Function newly added
		435	• 22.7.1 Rewrite the G1 IR Register description modified
			Figure 22.3 IC/OC Interrupt Flow Chart newly added
		436	22.7.2 Rewrite the ICOCiIC Register newly added
			• 22.7.3 Waveform Generating Function newly added
			• 22.7.4 IC/OC Base Timer Interrupt newly added
		438	• 22.8.2.1 Special Mode (I ² C bus Mode) added
			• 22.8.2.3 SI/O3, SI/O4 added
		441	 • 22.10 Multi-master I²C bus Interface added
		445	• 22.12 Programmable I/O Ports 2. and 3. information modified
		447	20.14 Mask ROM Version is added
		448	• 22.15.1 Functions to Inhibit Rewriting Flash Memory Rewrite modified
			• 22.15.2 Stop Mode modified
			• 22.16.4 Low Power Disspation Mode, On-chip Oscillator Low Power Dissi-
			pation Mode modified
			• 22.15.7 Operating Speed modified
		449	• 22.15.9 Interrupts modified
			• 22.15.13 Regarding Programming/Erasure Times and Execution Time
			modified
		450	• 22.15.14 Definition of Programming/Erasure Times added
			• 22.15.15 Flash Memory version Electrical Characteristics 10,000 E/W cycle

Rev.	Date		Description
		Page	Summary
			products (U7, U9) added
			• 22.15.16 Boot Mode added
		451	· 22.16 Noise added
		452	• 20.17 Instruction fo Device Use added
			Appendix 1. Package Dimensions
		453	Dimensions are updated
		454-455	Appendix 2. Functional Comparison added
1.11	Dec.11,2006		Clock Generation Circuit
		54	• Figure 7.8 Examples of Main Clock Connection Circuit Note 2 added
			Interrupts
		88	• Table 9.6 PC Value Saved in Stack Area When Address Match Interrupt
			Request Is Acknowledged Table contents partially modified, note added
			Serial I/O
		198	• Table 14.11 Registers to Be Used and Settings in I ² C bus Mode Note Relo-
			cated
			CAN Module
		297	Figure 17.12 C0CONR Register Note 2 modified
			Electrical Characteristics
		372	• Table 21.9 Electrical Characteristics (2) Mask ROM data added, value par-
			tially changed: 420 to 450
		379	Table 21.24 Electrical Characteristics Note 1 modified
		380	• Table 21.25 Electrical Characteristics Mask ROM data added, note 1 modified
		391	• Table 21.45 Power Supply Circuit Timing Characteristics figure for td(P-R)
			and td(ROC) added, Mask ROM data added
		393	• Table 21.47 Electrical Characteristics (2) Mask ROM data added, value
			paritally changed
		400	Table 21.62 Electrical Characteristics Note 1 modified
		401	Table 21.63 Electrical Characteristics Mask ROM data added, note 1 modified
		412	• Table 21.83 Power Supply Circuit Timing Characteristics figure for td(P-R)
			and td(ROC) added, Mask ROM data added
		414	• Table 21.85 Electrical Characteristics (2) Mask ROM data added, value
			paritally changed
			Usage Notes
		-	 Table numbers and Figure numbers are revised
		421	• 22.1.3 Register Setting added
		447	22.14.1 Internal ROM Area Description added
1.12	Mar.30, 2007		Overview
		1	• 1.1 Features modified
		2, 3	note on trademark modified

Rev.	Date		Description
		Page	Summary
		9	Tables 1.6 to 1.8 Product Codes modified
		19, 20	Table 1.14 Pin Description pin description on I/O ports modified
			Reset
		37	Figure 5.2 Reset Sequence Vcc and ROC timings modified
			Processor Mode
		45	• Figure 6.2 PM2 Register Description on notes 5 and 6 modified
			Clock Generation Circuit
		52	 Figure 7.6 PM2 Register Description on notes 5 and 6 modified
		64	Figure 7.12 State Transition in Normal Mode note 2 modified
			Protection
		69	Description on protection modified
			Figure 8.1 PRCR Register note 1 modified
			Interrupts
		88	Table 9.6 PC Value Saved in Stack Area When Address Match Interrupt
			Request I Acknowledged instruction modified
			Watchdog Timer
		90	Figure10.2 WDTS Register modified
			10.1 Count Source Protective Mode description modified
			Timer
		129	Figure 12.28 ICTB2 Register modified
			Multi-Master I ² C bus Interface
		256	• Figure 16.1 Block Diagram of Multi-Master I ² C bus Interface modified
		005	Flash Memory Version
		335	• 20.3.1 ROM Code Protect Function register name modified
		340	• 20.5.2 Flash Memory Control Register 1 description on FMR17 bit modified
		341	Figure 20.6 FMR1 Register note 2 modified
		343	Figure 20.9 Setting and Resetting of EW Mode 1 modified Electrical Characteristics
		369	
		309	• Table 21.5 Flash Memory Version Electrical Characteristics note 10 modi-
		370	fied
		370	 Timing figure for td(P-R) and td(ROC) modified Table 21.9 Electrical Characteristics parameter and measurement condition
		572	modified, note 5 deleted
		380	• Table 21.25 Electrical Characteristics measurement condition modified, note
		500	5 deleted
		390	• Tables 21.43 and 44 Flash Memory Version Electrical Characteristics note
		000	10 modified
		391	Timing figure for td(P-R) and td(ROC) modified
		393	• Table 21.47 Electrical Characteristics parameter and condition modified, note
		293	- Table 21.47 Electrical characteristics parameter and condition modified, note

Rev.	Date		Description
		Page	Summary
			4 deleted
		401	• Table 21.63 Elctrical Characteristics measurement condition modified, note 4
			deleted
		411	•Tables 21.81 and 21.82 Flash Memory Version Electrical Characteristics
			note 10 modified
		412	•Timing figure for td(P-R) and td(ROC) modified
		414	•Table 21.85 Electrical Characteristics measurment condition modified, note 4
			deleted
			Usage Notes
		439	•Figure 22.4 Use of Capacitors to Reduce Noise note 1 modified
		449	•22.15.10 How to Access description modified
		450	•22.15.15 Flash Memory Version Electrical Characteristics 10,000 E/W Cycle
			Products description modified

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/29 Group

Publication Data : Rev.0.70 Mar. 29, 2004 Rev.1.12 Mar. 30, 2007

Published by : Sales Strategic Planning Div. Renesas Technology Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/29 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan