RENESAS

DATASHEET

ISL12020M

Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving

FN6667 Rev 6.00 January 9, 2015

The ISL12020M device is a low power Real Time Clock (RTC) with an embedded temperature sensor and crystal. Device functions include oscillator compensation, clock/calendar, power fail and low battery monitors, brownout indicator, one-time, periodic or polled alarms, intelligent battery backup switching, Battery Reseal™ function and 128 bytes of battery-backed user SRAM. The device is offered in a 20 Ld DFN module that contains the RTC and an embedded 32.768kHz quartz crystal. The calibrated oscillator provides less than ±5ppm drift across the 0°C to +85°C temperature range.

The RTC tracks time with separate registers for hours, minutes and seconds. The calendar registers track date, month, year and day of the week and are accurate through 2099, with automatic leap year correction.

Daylight Savings time adjustment is done automatically, using parameters entered by the user. Power fail and battery monitors offer user-selectable trip levels. The time stamp function records the time and date of switchover from V_{DD} to V_{BAT} power and also from V_{BAT} to V_{DD} power.

Related Literature

- <u>AN1549</u>, "Addressing Power Issues in Real Time Clock Applications"
- <u>AN1389</u>, "Using Intersil's High Accuracy Real Time Clock Module"

Features

- Embedded 32.768kHz quartz crystal in the package
- 20 Ld DFN package (for SOIC version, refer to the ISL12022M)
- Calendar
- On-chip oscillator temperature compensation
- 10-bit digital temperature sensor output
- 15 selectable frequency outputs
- · Interrupt for alarm or 15 selectable frequency outputs
- · Automatic backup to battery or supercapacitor
- V_{DD} and battery status monitors
- Battery Reseal™ function to extend battery shelf life
- · Power status brownout monitor
- Time stamp for battery switchover
- 128 Bytes battery-backed user SRAM
- I²C-Bus[™]
- RoHS compliant

Applications

- Utility meters
- POS equipment
- · Printers and copiers
- Digital cameras




FIGURE 1. TYPICAL APPLICATION CIRCUIT



Table of Contents


Block Diagram
Pin Descriptions
Absolute Maximum Ratings
Thermal Information
DC Operating Characteristics - RTC
Power-Down Timing
I ² C Interface Specifications
SDA vs SCL Timing
Symbol Table
Typical Performance Curves
General Description
Functional Description
Power Control Operation.
Normal Mode (V _{DD}) to Battery-Backup Mode (V _{BAT}) 12
Battery-Backup Mode (V _{BAT}) to Normal Mode (V _{DD}) 1:
Power Failure Detection
Bittery Level Monitor
Real Time Clock Operation
Single Event and Interrupt
Frequency Output Mode
General Purpose User SRAM
I ² C Serial Interface
Register Descriptions
Real Time Clock Registers
-
Addresses [00h to 06h]
Addresses [00h to 06h] 1 Control and Status Registers (CSR) 1
Addresses [00h to 06h] 1 Control and Status Registers (CSR) 1 Addresses [07h to 0Fh] 1
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 12
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 20 BETA Register (BETA) 20 Final Analog Trimming Register (FATR) 21
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 20 BETA Register (BETA) 20 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 12 BETA Register (BETA) 20 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22 ALARM Registers (10h to 15h) 22
Addresses [00h to 06h]11 Control and Status Registers (CSR) 11Addresses [07h to 0Fh]11Status Register (SR)11Interrupt Control Register (INT)11Initial AT and DT setting Register (ITRO)11ALPHA Register (ALPHA)20BETA Register (BETA)20Final Analog Trimming Register (FATR)21Final Digital Trimming Register (FDTR)22ALARM Registers (10h to 15h)22Time Stamp VDD to Battery Registers (TSV2B)23Time Stamp Battery to VDD Registers (TSB2V)23
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Interrupt Control Register (IRTO) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 12 BETA Register (BETA) 12 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSB2V) 23 DST Control Registers (DSTCR) 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh]. 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 12 BETA Register (BETA) 20 Final Analog Trimming Register (FATR) 21 Final Digital Trimming Register (FDTR). 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B). 22 Time Stamp Battery to VDD Registers (TSB2V). 23 DST Control Registers (DSTCR) 24 TEMP Registers (TEMP). 24
Addresses [00h to 06h]11Control and Status Registers (CSR)11Addresses [07h to 0Fh].11Status Register (SR)11Interrupt Control Register (INT)11Initial AT and DT setting Register (ITRO).11ALPHA Register (ALPHA)12BETA Register (BETA)20Final Analog Trimming Register (FATR)21Final Digital Trimming Register (FDTR).22ALARM Registers (10h to 15h)22Time Stamp VDD to Battery Registers (TSV2B)22Time Stamp Battery to VDD Registers (TSV2B)22TEMP Registers (IEMP).22NPPM Registers (TEMP).22XTO Registers (XTO)24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 22 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22 Time Stamp VDD to Battery Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSB2V) 22 DST Control Registers (DSTCR) 22 TEMP Registers (TEMP) 22 NPPM Registers (XTO) 22 ALPHA Hot Register (ALPHAH) 22
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO) 11 ALPHA Register (BETA) 22 BETA Register (BETA) 22 Final Analog Trimming Register (FDTR) 22 Final Digital Trimming Register (FDTR) 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSV2B) 22 DST Control Registers (DSTCR) 22 XTO Registers (TEMP) 22 XTO Registers (XTO) 22 ALPHA Hot Register (ALPHAH). 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 14 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Intitial AT and DT setting Register (ITRO) 11 ALPHA Register (ALPHA) 12 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSB2V) 22 DST Control Registers (DSTCR) 22 TEMP Registers (NPPM) 22 XTO Registers (NPPM) 22 ALPHA Hot Register (ALPHAH) 22 VIO Registers (ALPHAH) 24 ALARM Registers (Accessed by Using Slave Address 1010111x) 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh]. 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Interrupt Control Register (INT) 11 Interrupt Control Register (ITRO) 11 ALPHA Register (ALPHA) 21 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR) 22 Time Stamp VDD to Battery Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSB2V) 22 DST Control Registers (DSTCR) 22 TEMP Registers (IEMP) 22 NPPM Registers (NPM) 22 XTO Registers (NPM) 22 ALPHA Hot Register (ALPHAH) 24 Vio Registers (MAPHA) 24 Vio Registers (IEMP) 24 NPPM Registers (TEMP) 24 Vio Registers (IEMP) <
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial AT and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 12 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FATR) 22 Time Stamp VDD to Battery Registers (TSV2B). 22 Time Stamp Battery to VDD Registers (TSV2B). 22 TEMP Registers (TEMP). 22 NPPM Registers (TEMP). 22 NTO Registers (TEMP). 22 NTO Registers (ALPHAH). 22 User Registers (ACPHAH). 24 User Registers (Accessed by Using Slave Address 1010111x). 24 Addresses [00h to 7Fh]. 24 Protocol Conventions 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial Ar and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 21 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR). 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B). 22 Time Stamp Dattery to VDD Registers (TSB2V). 22 DST Control Registers (DSTCR) 22 TEMP Registers (TMP). 22 NPPM Registers (NPPM). 22 NPPM Registers (NPPM). 22 ALPHA Hot Register (ALPHAH). 22 User Registers (Accessed by Using Slave Address 1010111x). 24 Addresses [00h to 7Fh]. 24 Protocol Conventions 24 Protocol Conventions 24 Protocol Conventions 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh]. 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial Ar and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 21 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 21 Final Digital Trimming Register (FDTR). 22 ALARM Registers (10 to 15h) 22 Time Stamp Battery to VDD Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSV2B). 22 Time Stamp Battery to VDT Registers (TSV2B). 22 ITIME Registers (NPPM). 22 VTO Registers (NPPM). 22 VTO Registers (NPPM). 22 Addresses [00h to 7Fh]. 24 Addresses [00h to 7Fh]. 24 Protocol Conventions 24 Protocol Conventions 24 Device Addr
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh] 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial Ar and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 21 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 22 Final Digital Trimming Register (FDTR). 22 ALARM Registers (10h to 15h) 22 Time Stamp VDD to Battery Registers (TSV2B). 22 Time Stamp Dattery to VDD Registers (TSB2V). 22 DST Control Registers (DSTCR) 22 TEMP Registers (TMP). 22 NPPM Registers (NPPM). 22 NPPM Registers (NPPM). 22 ALPHA Hot Register (ALPHAH). 22 User Registers (Accessed by Using Slave Address 1010111x). 24 Addresses [00h to 7Fh]. 24 Protocol Conventions 24 Protocol Conventions 24 Protocol Conventions 24
Addresses [00h to 06h] 11 Control and Status Registers (CSR) 11 Addresses [07h to 0Fh]. 11 Status Register (SR) 11 Interrupt Control Register (INT) 11 Initial Ar and DT setting Register (ITRO). 11 ALPHA Register (ALPHA) 21 BETA Register (BETA) 22 Final Analog Trimming Register (FATR) 21 Final Digital Trimming Register (FDTR). 22 ALARM Registers (10 to 15h) 22 Time Stamp Battery to VDD Registers (TSV2B) 22 Time Stamp Battery to VDD Registers (TSV2B). 22 Time Stamp Battery to VDT Registers (TSV2B). 22 ITIME Registers (NPPM). 22 VTO Registers (NPPM). 22 VTO Registers (NPPM). 22 Addresses [00h to 7Fh]. 24 Addresses [00h to 7Fh]. 24 Protocol Conventions 24 Protocol Conventions 24 Device Addr



Battery-Backup Details	
Measuring Oscillator Accuracy	29
Temperature Compensation Operation	29 29
Revision History	31
About Intersil	33
Package Outline Drawing	34



Block Diagram



Ordering Information

PART NUMBER (<u>Notes 1, 2, 3</u>)	PART MARKING	V _{DD} RANGE (V)	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG DWG #
ISL12020MIRZ	ISL 12020MIRZ	2.7 to 5.5	-40 to +85	20 Ld DFN	L20.5.5x4.0
ISL12020MIRZ-EVALZ	Evaluation Board			·	


NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL12020M. For more information on MSL please see techbrief TB363.

Pin Configuration



Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
1, 2, 3, 4, 5, 16, 17, 18, 19, 20	X2 X1	Crystal Connection. The X1 and X2 pins are the input and output, respectively, of an inverting amplifier and are also connected to the internal 32.768kHz quartz crystal, which is the timebase for the real time clock. Compensation circuitry with an internal temperature sensor provides frequency correction to ±5ppm across the temperature range from 0°C to +85°C. The X1 and X2 pins are not to be connected to any other circuitry or power voltages and are best left floating. Do not connect in an application circuit, floating electrical connection.
6, 9, 10, 15	NC	No connection. Do not connect to a signal or supply voltage.
7	V _{BAT}	Backup Supply . This input provides a backup supply voltage to the device. The V _{BAT} supplies power to the device in the event that the V _{DD} supply fails. This pin can be connected to a battery, a Super Capacitor or tied to ground if not used. See the Battery Monitor parameter in the "Electrical Specifications" table <u>"DC Operating Characteristics - RTC" on page 6</u> .
11	SDA	Serial Data . The SDA is a bidirectional pin used to transfer data into and out of the device. It has an open-drain output and may be ORed with other open-drain or open collector outputs. The input buffer is always active (not gated) in normal mode. An open-drain output requires the use of a pull-up resistor. The output circuitry controls the fall time of the output signal with the use of a slope controlled pull-down. The circuit is designed for 400kHz I ² C interface speeds. It is disabled when the backup power supply on the V _{BAT} pin is activated. The SDA is a bidirectional pin used to transfer serial data into and out of the device. It has an open-drain output and may be wire OR'ed with other open-drain or open collector outputs.
12	SCL	Serial Clock . The SCL input is used to clock all serial data into and out of the device. The input buffer on this pin is always active (not gated). It is disabled when the backup power supply on the V _{BAT} pin is activated to minimize power consumption.
13	IRQ/F _{OUT}	Interrupt Output/Frequency Output (Default 32.768kHz frequency output). This dual function pin can be used as an interrupt or frequency output pin. The IRQ/F _{OUT} mode is selected via the frequency out control bits of the control/status register. Multi-functional pin that can be used as interrupt or frequency output pin. The function is set via the configuration register. The output is open drain and requires a pull-up resistor. Interrupt Mode. The pin provides an interrupt signal output. This signal notifies a host processor that an alarm has occurred and requests action. It is an open-drain active low output. Frequency Output Mode. The pin outputs a clock signal, which is related to the crystal frequency. The frequency output is user selectable and enabled via the l ² C bus. It is an open-drain output.
14	V _{DD}	Power supply . Chip power supply and ground pins. The device will operate with a power supply from V_{DD} = 2.7V to 5.5VDC. A 0.1µF capacitor is recommended on the V_{DD} pin to ground.
8	GND	Ground Pin
Thermal Pad	NC	No Connection. Do not connect to a signal or supply voltage.



Absolute Maximum Ratings

Voltage on V _{DD} , V _{BAT} and IRQ/F _{OUT} pins (Respect to Ground)
Voltage on SCL and SDA pins
(Respect to Ground)
Voltage on X1 and X2 pins
(Respect to Ground, Note 6)0.3V to 2.5V
ESD Rating
Human Body Model (Tested per MIL-STD-883 Method 3014) >3kV
Machine Model
Latch-up (Tested per JESD-78B; Class 2, Level A)
100mA or 1.5 * V _{MAX} Input
Shock Resistance
Vibration (Ultrasound cleaning not advised)

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
20 Lead DFN (<u>Notes 4</u> , <u>5</u>)	40	3.5
Maximum Junction Temperature		+85°C
Storage Temperature		40°C to +85°C
Pb-Free Reflow Profile (Note 7)		see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For θ_{JC} the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. The X1 and X2 pins are connected internally to a crystal and should be a floating electrical connection.
- 7. The ISL12020M Oscillator Initial Accuracy can change after solder reflow attachment. The amount of change will depend on the reflow temperature and length of exposure. A general rule is to use only one reflow cycle and keep the temperature and time as short as possible. Changes on the order of ±1ppm to ±3ppm can be expected with typical reflow profiles.

DC Operating Characteristics - RTC Test Conditions: $V_{DD} = +2.7$ to +5.5V, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, unless otherwise stated. Boldface limits apply across the operating temperature range, -40° C to $+85^{\circ}$ C.

SYMBOL	PARAMETER	CONDITIONS	MIN (<u>Note 8</u>)	TYP (<u>Note 9</u>)	MAX (<u>Note 8</u>)	UNITS	NOTES
V _{DD}	Main Power Supply	(<u>Note 10</u>)	2.7		5.5	v	
V _{BAT}	Battery Supply Voltage	(<u>Note 10</u>)	1.8		5.5	v	11
I _{DD1}	Supply Current. (I ² C not active,	V _{DD} = 5V		4.1	15	μΑ	<u>12, 13</u>
	temperature conversion not active, F _{OUT} not active)	V _{DD} = 3V		3.5	14	μΑ	<u>12</u> , <u>13</u>
I _{DD2}	Supply Current. (I ² C Active, Temperature Conversion not Active, F _{OUT} not Active)	V _{DD} = 5V		200	500	μΑ	<u>12, 13</u>
I _{DD3}	Supply Current. (I ² C not Active, Temperature Conversion Active, F _{OUT} not Active)	V _{DD} = 5V		120	400	μA	<u>12, 13</u>
IBAT	Battery Supply Current	$V_{DD} = 0V, V_{BAT} = 3V, T_A = +25 \degree C$		1.0	1.6	μΑ	<u>12</u>
		$V_{DD} = 0V, V_{BAT} = 3V$		1.0	5.0	μΑ	<u>12</u>
IBATLKG	Battery Input Leakage	V _{DD} = 5.5V, V _{BAT} = 1.8V			100	nA	
ILI	Input Leakage Current on SCL	$V_{IL} = OV, V_{IH} = V_{DD}$	-1.0	±0.1	1.0	μΑ	
ILO	I/O Leakage Current on SDA	$V_{IL} = OV, V_{IH} = V_{DD}$	-1.0	±0.1	1.0	μΑ	
V _{BATM}	Battery Level Monitor Threshold		-100		+100	mV	
V _{PBM}	Brownout Level Monitor Threshold		-100		+100	mV	
V _{TRIP}	V _{BAT} Mode Threshold	(<u>Note 10</u>)	2.0	2.2	2.4	v	
V _{TRIPHYS}	V _{TRIP} Hysteresis			30		mV	<u>15</u>
V _{BATHYS}	V _{BAT} Hysteresis			50		mV	<u>15</u>
Fout _{25°C}	Oscillator Initial Accuracy	V _{DD} = 3.3V, T _A = +25°C		±2		ppm	<u>7, 15</u>

DC Operating Characteristics - RTC Test Conditions: V_{DD} = +2.7 to +5.5V, T_A = -40 °C to +85 °C, unless otherwise stated. Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN (<u>Note 8</u>)	TYP (<u>Note 9</u>)	MAX (<u>Note 8</u>)	UNITS	NOTES
$\Delta \mathbf{Fout_T}$	Oscillator Stability vs Temperature	V _{DD} = 3.3V, 0 °C to +85 °C	-5		+5	ppm	<u>7</u> , <u>15</u>
		V _{DD} = 3.3V, -30 °C to +85 °C	-10		+10	ppm	<u>7</u> , <u>15</u>
		V_{DD} = 3.3V, -40 °C to +85 °C	-15		+15	ppm	<u>7</u> , <u>15</u>
ΔFout_{V}	Oscillator Stability vs Voltage	$2.7V \le V_{DD} \le 5.5V$	-3		+3	ppm	<u>15</u>
	Temperature Sensor Accuracy	$V_{DD} = V_{BAT} = 3.3V$		±2		°C	<u>15</u>
IRQ/FOUT (OPEN-DRAIN OUTPUT)						
V _{OL}	Output Low Voltage	V _{DD} = 5V, I _{OL} = 3mA			0.4	v	
		V _{DD} = 2.7V, I _{OL} = 1mA			0.4	v	

Power-Down Timing Test Conditions: V_{DD} = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise stated. Boldface limits apply across the operating temperature range, -40°C to +85°C.

SYMBOL	PARAMETER	CONDITIONS	MIN (<u>Note 8</u>)	TYP (<u>Note 9</u>)	MAX (<u>Note 8</u>)	UNITS	NOTES
V _{DDSR-}	V _{DD} Negative Slew Rate				10	V/ms	<u>14</u>
V _{DDSR+}	V _{DD} Positive Slew Rate, Minimum			.05		V/ms	<u>17</u>

I²C Interface Specifications Test Conditions: V_{DD} = +2.7 to +5.5V, Temperature = -40 °C to +85 °C, unless otherwise specified. Boldface limits apply across the operating temperature range, -40 $^\circ\text{C}$ to +85 $^\circ\text{C}.$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (<u>Note 8</u>)	TYP (<u>Note 9</u>)	MAX (<u>Note 8</u>)	UNITS	NOTES
V _{IL}	SDA and SCL Input Buffer LOW Voltage		-0.3		0.3 x V _{DD}	V	
V _{IH}	SDA and SCL Input Buffer HIGH Voltage		0.7 x V _{DD}		V _{DD} + 0.3	v	
Hysteresis	SDA and SCL Input Buffer Hysteresis			0.05 x V _{DD}		v	<u>15, 16</u>
V _{OL}	SDA Output Buffer LOW Voltage, Sinking 3mA	V _{DD} = 5V, I _{OL} = 3mA	0	0.02	0.4	v	
C _{PIN}	SDA and SCL Pin Capacitance	$T_{A} = +25 °C, f = 1MHz,$ $V_{DD} = 5V, V_{IN} = 0V,$ $V_{OUT} = 0V$			10	pF	<u>15</u> , <u>16</u>
f _{SCL}	SCL Frequency				400	kHz	
t _{IN}	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed.			50	ns	
t _{AA}	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing 30% of V _{DD} , until SDA exits the 30% to 70% of V _{DD} window.			900	ns	
t _{BUF}	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing 70% of V_{DD} during a STOP condition, to SDA crossing 70% of V_{DD} during the following START condition.	1300			ns	
t _{LOW}	Clock LOW Time	Measured at the 30% of V _{DD} crossing.	1300			ns	

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (<u>Note 8</u>)	TYP (<u>Note 9</u>)	MAX (<u>Note 8</u>)	UNITS	NOTES
thigh	Clock HIGH Time	Measured at the 70% of V _{DD} crossing.	600			ns	
^t su:sta	START Condition Setup Time	SCL rising edge to SDA falling edge. Both crossing 70% of V _{DD} .	600			ns	
^t hd:sta	START Condition Hold Time	From SDA falling edge crossing 30% of V _{DD} to SCL falling edge crossing 70% of V _{DD} .	600			ns	
^t su:dat	Input Data Setup Time	From SDA exiting the 30% to 70% of V_{DD} window, to SCL rising edge crossing 30% of V_{DD} .	100			ns	
^t hd:dat	Input Data Hold Time	From SCL falling edge crossing 30% of V _{DD} to SDA entering the 30% to 70% of V _{DD} window.	20		900	ns	
^t su:sto	STOP Condition Setup Time	From SCL rising edge crossing 70% of V _{DD} , to SDA rising edge crossing 30% of V _{DD} .	600			ns	
^t hd:sto	STOP Condition Hold Time	From SDA rising edge to SCL falling edge. Both crossing 70% of V _{DD} .	600			ns	
^t DH	Output Data Hold Time	From SCL falling edge crossing 30% of V _{DD} , until SDA enters the 30% to 70% of V _{DD} window.	0			ns	
^t R	SDA and SCL Rise Time	From 30% to 70% of V _{DD.}	20 + 0.1 x Cb		300	ns	<u>16</u>
t _F	SDA and SCL Fall Time	From 70% to 30% of V _{DD.}	20 + 0.1 x Cb		300	ns	<u>16</u>
Cb	Capacitive Loading of SDA or SCL	Total on-chip and off-chip	10		400	pF	<u>16</u>
R _{PU}	SDA and SCL Bus Pull-up Resistor Off-chip	Maximum is determined by t_R and t_F . For Cb = 400pF, max is about $2k\Omega \sim 2.5k\Omega$. For Cb = 40pF, max is about $15k\Omega \sim 20k\Omega$	1			kΩ	<u>16</u>

I²C Interface Specifications Test Conditions: V_{DD} = +2.7 to +5.5V, Temperature = -40 °C to +85 °C, unless otherwise specified. Boldface limits apply across the operating temperature range, -40 °C to +85 °C. (Continued)

NOTES:

8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

9. Specified at +25°C.

10. Minimum V_{DD} and/or V_{BAT} of 1V to sustain the SRAM. The value is based on characterization and it is not tested.

11. Temperature Conversion is inactive below V_{BAT} = 2.7V. Device operation is not guaranteed at VBAT<1.8V.


12. IRQ/FOUT Inactive.

13. V_{DD} > V_{BAT +}V_{BATHYS}

- 14. In order to ensure proper timekeeping, the $V_{\mbox{DD}\mbox{SR}\mbox{-}}$ specification must be followed.
- 15. Limits should be considered typical and are not production tested.
- 16. These are I²C specific parameters and are not tested, however, they are used to set conditions for testing devices to validate specification.
- 17. To avoid EEPROM recall issues, it is advised to use this minimum power up slew rate. Not tested, shown as typical only.





SDA vs SCL Timing



Symbol Table


EQUIVALENT AC OUTPUT LOAD CIRCUIT FOR V_{DD} = 5V






-			
	WAVEFORM	INPUTS	OUTPUTS
		Must be steady	Will be steady
		Ma y change from LO W to HIGH	Will change from LOW to HIGH
		Ma y change from HIGH to LO W	Will change from HIGH to LOW
		Don't Care: Changes Allowed	Changing: State Not Known
		N/A	Center Line is High Impedance


Typical Performance Curves Temperature is +25°C unless otherwise specified.








Typical Performance Curves Temperature is +25°C unless otherwise specified. (Continued)












FIGURE 7. OSCILLATOR ERROR vs TEMPERATURE









Typical Performance Curves Temperature is +25°C unless otherwise specified. (Continued)




FIGURE 11. I_{DD} with TSE = 1 vs TEMPERATURE

General Description


The ISL12020M device is a low power Real Time Clock (RTC) with embedded temperature sensor and crystal. It contains crystal frequency compensation circuitry over the temperature range of 0°C to 85°C good to ±5ppm accuracy. It also contains a clock/calendar with Daylight Savings Time (DST) adjustment, power fail and low battery monitors, brownout indicator, 1 periodic or polled alarm, intelligent battery-backup switching and 128 Bytes of battery-backed user SRAM.

The oscillator uses an internal 32.768kHz crystal. The real time clock tracks time with separate registers for hours, minutes and seconds. The device has calendar registers for date, month, year and day of the week. The calendar is accurate through 2099, with automatic leap year correction. In addition, both the ISL12020M could be programmed for automatic Daylight Savings Time (DST) adjustment by entering local DST information.

The ISL12020M's alarm can be set to any clock/calendar value for a match. For example, every minute, every Tuesday or at 5:23 AM on March 21. The alarm status is available by checking the Status Register, or the device can be configured to provide a hardware interrupt via the \overline{IRQ}/F_{OUT} pin. There is a repeat mode for the alarm allowing a periodic interrupt every minute, every hour, every day, etc.

The device also offers a backup power input pin. This V_{BAT} pin allows the device to be backed up by battery or Super Capacitor with automatic switchover from V_{DD} to V_{BAT}. The ISL12020M device is specified for V_{DD} = 2.7V to 5.5V and the clock/calendar portion of the device remains fully operational in battery-backup mode down to 1.8V (Standby Mode). The V_{BAT} level is monitored and reported against preselected levels. The first report is registered when the V_{BAT} level falls below 85% of nominal level, the second level is set for 75%. Battery levels are stored in PWR_VBAT registers.

The ISL12020M offers a "Brownout" alarm once the V_{DD} falls below a preselected trip level. This allows system Micro to save vital information to memory before complete power loss. There are six V_{DD} levels that could be selected for initiation of the Brownout alarm.





Functional Description

Power Control Operation

The power control circuit accepts a V_{DD} and a V_{BAT} input. Many types of batteries can be used with Intersil RTC products. For example, 3.0V or 3.6V Lithium batteries are appropriate and battery sizes are available that can power the ISL12020M for up to 10 years. Another option is to use a Super Capacitor for applications where V_{DD} is interrupted for up to a month. See the "Application Section" on page 28 for more information.

Normal Mode (V_{DD}) to Battery-Backup Mode (V_{BAT})

To transition from the $V_{\mbox{DD}}$ to $V_{\mbox{BAT}}$ mode, \underline{both} of the following conditions must be met:

Condition 1:

 $\label{eq:VDD} \begin{array}{l} V_{DD} < V_{BAT} - V_{BATHYS} \\ \text{where } V_{BATHYS} \approx 50 \text{mV} \end{array}$

Condition 2:

 $V_{DD} < V_{TRIP}$ where $V_{TRIP} \approx 2.2V$

Battery-Backup Mode (V_{BAT}) to Normal Mode (V_{DD})

The ISL12020M device will switch from the V_{BAT} to V_{DD} mode when \underline{one} of the following conditions occurs:

Condition 1:

 $V_{DD} > V_{BAT} + V_{BATHYS}$ where $V_{BATHYS} \approx 50 mV$

Condition 2:

 $V_{DD} > V_{TRIP} + V_{TRIPHYS}$ where $V_{TRIPHYS} \approx 30 mV$

These power control situations are illustrated in $\underline{\mbox{Figures 13}}$ and $\underline{\mbox{14}}.$






FIGURE 13. BATTERY SWITCHOVER WHEN VBAT < VTRIP




FIGURE 14. BATTERY SWITCHOVER WHEN $V_{BAT} > V_{TRIP}$

The I²C bus is deactivated in battery-backup mode to reduce power consumption. Aside from this, all RTC functions are operational during battery-backup mode. Except for SCL and SDA, all the inputs and outputs of the ISL12020M are active during battery-backup mode unless disabled via the control register.

The device Time Stamps the switchover from V_{DD} to V_{BAT} and V_{BAT} to V_{DD} and the time is stored in t_{SV2B} and t_{SB2V} registers respectively. If multiple V_{DD} power-down sequences occur before status is read, the earliest V_{DD} to V_{BAT} power-down time is stored and the most recent V_{BAT} to V_{DD} time is stored.

Temperature conversion and compensation can be enabled in battery-backup mode. Bit BTSE in the BETA register controls this operation, as described in <u>"BETA Register (BETA)" on page 20</u>.

Power Failure Detection

The ISL12020M provides a Real Time Clock Failure Bit (RTCF) to detect total power failure. It allows users to determine if the device has powered up after having lost all power to the device (both V_{DD} and V_{BAT}).

Brownout Detection

The ISL12020M monitors the V_{DD} level continuously and provides warning if the V_{DD} level drops below prescribed levels. There are six (6) levels that can be selected for the trip level. These values are 85% below popular V_{DD} levels. The LVDD bit in the Status Register will be set to "1" when brownout is detected. Note that the I²C serial bus remains active unless the Battery V_{TRIP} levels are reached.

Battery Level Monitor

The ISL12020M has a built in warning feature once the Back Up battery level drops first to 85% and then to 75% of the battery's nominal V_{BAT} level. When the battery voltage drops to between

85% and 75%, the LBAT85 bit is set in the status register. When the level drops below 75%, both LBAT85 and LBAT75 bits are set in the status register.

The battery level monitor is not functional in battery backup mode. In order to read the monitor bits after powering up V_{DD} , instigate a battery level measurement, which is set by setting the TSE bit to "1" (BETA register) and then read the bits.

There is a Battery Time Stamp Function available. Once the V_{DD} is low enough to enable switchover to the battery, the RTC time/date are written into the TSV2B register. This information can be read from the TSV2B registers to discover the point in time of the V_{DD} power-down. If there are multiple power-down cycles before reading these registers, the first values stored in these registers will be retained. These registers will hold the original power-down value until they are cleared by setting CLRTS = 1 to clear the registers.

The normal power switching of the ISL12020M is designed to switch into battery-backup mode only if the V_{DD} power is lost. This will ensure that the device can accept a wide range of backup voltages from many types of sources while reliably switching into backup mode.

Note that the ISL12020M is not guaranteed to operate with $V_{BAT} < 1.8V$. If the battery voltage is expected to drop lower than this minimum, correct operation of the device, especially after a V_{DD} power-down cycle, is not guaranteed.

The minimum V_{BAT} to insure SRAM is stable is 1.0V. Below that, the SRAM may be corrupted when V_{DD} power resumes.

Real Time Clock Operation

The Real Time Clock (RTC) uses an integrated 32.768kHz quartz crystal to maintain an accurate internal representation of second, minute, hour, day of week, date, month and year. The RTC also has leap-year correction. The clock also corrects for months having fewer than 31 days and has a bit that controls 24-hour or AM/PM format. When the ISL12020M powers up after the loss of both V_{DD} and V_{BAT} , the clock will not begin incrementing until at least one byte is written to the clock register.

Single Event and Interrupt

The alarm mode is enabled via the MSB bit. Choosing single event or interrupt alarm mode is selected via the IM bit. Note that when the frequency output function is enabled, the alarm function is disabled.

The standard alarm allows for alarms of time, date, day of the week, month and year. When a time alarm occurs in single event mode, the \overline{IRQ}/F_{OUT} pin will be pulled low and the alarm status bit (ALM) will be set to "1".

The pulsed Interrupt mode allows for repetitive or recurring alarm functionality. Hence, once the alarm is set, the device will continue to alarm for each occurring match of the alarm and present time. Thus, it will alarm as often as every minute (if only the nth second is set) or as infrequently as once a year (if at least the nth month is set). During pulsed Interrupt mode, the \overline{IRQ}/F_{OUT} pin will be pulled low for 250ms and the alarm status bit (ALM) will be set to "1".



The ALM bit can be reset by the user or cleared automatically using the auto reset mode (see ARST bit). The alarm function can be enabled/disabled during battery-backup mode using the FOBATB bit. For more information on the alarm, please see <u>"ALARM Registers (10h to 15h)" on page 22</u>.

Frequency Output Mode

The ISL12020M has the option to provide a clock output signal using the \overline{IRQ}/F_{OUT} open-drain output pin. The frequency output mode is set by using the FO bits to select 15 possible output frequency values from 1/32Hz to 32kHz. The frequency output can be enabled/disabled during battery-backup mode using the FOBATB bit.

General Purpose User SRAM

The ISL12020M provides 128 bytes of user SRAM. The SRAM will continue to operate in battery-backup mode. However, it should be noted that the I^2C bus is disabled in battery-backup mode.

I²C Serial Interface

The ISL12020M has an I²C serial bus interface that provides access to the control and status registers and the user SRAM. The I²C serial interface is compatible with other industry I²C serial bus protocols using a bidirectional data signal (SDA) and a clock signal (SCL).

Oscillator Compensation

The ISL12020M provides both initial timing correction and temperature correction due to variation of the crystal oscillator. Analog and digital trimming control is provided for initial adjustment and a temperature compensation function is provided to automatically correct for temperature drift of the crystal. Initial values for the initial AT and DT settings (ITR0), temperature coefficient (ALPHA), crystal capacitance (BETA), as well as the crystal turn-over temperature (XTO), are preset internally and recalled to RAM registers on power-up. These values can be overwritten by the user although this is not suggested as the resulting temperature compensation performance will be compromised. The compensation function can be enabled/disabled at any time and can be used in battery mode as well.

Register Descriptions

The battery-backed registers are accessible following a slave byte of "1101111x" and reads or writes to addresses [00h:2Fh]. The defined addresses and default values are described in <u>Table 1</u>. The battery backed general purpose SRAM has a different slave address (1010111x), so it is not possible to read/write that section of memory while accessing the registers.

REGISTER ACCESS

The contents of the registers can be modified by performing a byte or a page write operation directly to any register address.

The registers are divided into 8 sections. They are:

- 1. Real Time Clock (7 bytes): Address 00h to 06h.
- 2. Control and Status (9 bytes): Address 07h to 0Fh.
- 3. Alarm (6 bytes): Address 10h to 15h.
- 4. Time Stamp for Battery Status (5 bytes): Address 16h to 1Ah.
- 5. Time Stamp for V_{DD} Status (5 bytes): Address 1Bh to 1Fh.
- 6. Daylight Savings Time (8 bytes): 20h to 27h.
- 7. TEMP (2 bytes): 28h to 29h
- 8. Crystal Net PPM Correction, NPPM (2 bytes): 2Ah, 2Bh
- 9. Crystal Turnover Temperature, XT0 (1 byte): 2Ch
- 10. Crystal ALPHA at high temperature, ALPHA_H (1 byte): 2Dh
- 11. Scratch Pad (2 bytes): Address 2Eh and 2Fh

Write capability is allowable into the RTC registers (00h to 06h) only when the WRTC bit (bit 6 of address 08h) is set to "1". A multi-byte read or write operation should be limited to one section per operation for best RTC timekeeping performance.

A register can be read by performing a random read at any address at any time. This returns the contents of that register location. Additional registers are read by performing a sequential read. For the RTC and Alarm registers, the read instruction latches all clock registers into a buffer, so an update of the clock does not change the time being read. At the end of a read, the master supplies a stop condition to end the operation and free the bus. After a read, the address remains at the previous address +1 so the user can execute a current address read and continue reading the next register. When the previous address is 2Fh, the next address will wrap around to O0h.

It is not necessary to set the WRTC bit prior to writing into the control and status, alarm and user SRAM registers.



TABLE 1. REGISTER MEMORY MAP (X INDICATES DEFAULT VARIES WITH EACH DEVICE. YELLOW SHADING INDICATES THOSE BITS SHOULI	D NOT BE
CHANGED BY THE USER)	

		REG				В	п					
ADDR.	SECTION	NAME	7	6	5	4	3	2	1	0	RANGE	DEFAULT
00h	RTC	SC	0	SC22	SC21	SC20	SC13	SC12	SC11	SC10	0 to 59	00h
01h		MN	0	MN22	MN21	MN20	MN13	MN12	MN11	MN10	0 to 59	00h
02h		HR	MIL	0	HR21	HR20	HR13	HR12	HR11	HR10	0 to 23	00h
03h		DT	0	0	DT21	DT20	DT13	DT12	DT11	DT10	1 to 31	01h
04h		мо	0	0	0	M020	M013	M012	M011	M010	1 to 12	01h
05h		YR	YR23	YR22	YR21	YR20	YR13	YR12	YR11	YR10	0 to 99	00h
06h		DW	0	0	0	0	0	DW2	DW1	DW0	0 to 6	00h
07h	CSR	SR	BUSY	OSCF	DSTADJ	ALM	LVDD	LBAT85	LBAT75	RTCF	N/A	01h
08h		INT	ARST	WRTC	IM	FOBATB	F03	F02	F01	F00	N/A	01h
09h		PWR_VDD	CLRTS	D	D	D	D	V _{DD} Trip2	V _{DD} Trip1	V _{DD} Trip0	N/A	00h
0Ah		PWR_VBAT		RESEALB	VB85Tp2	VB85Tp1	VB85Tp0	VB75Tp2	VB75Tp1	VB75Tp0	N/A	00h
0Bh		ITRO	IDTR01	IDTR00	IATR05	IATR04	IATR03	IATR02	IATR01	IATR00	N/A	XXh
0Ch		ALPHA	D	ALPHA6	ALPHA5	ALPHA4	ALPHA3	ALPHA2	ALPHA1	ALPHA0	N/A	XXh
0Dh		BETA	TSE	BTSE	BTSR	BETA4	BETA3	BETA2	BETA1	BETA0	N/A	XXh
0Eh		FATR	0	0	FFATR5	FATR4	FATR3	FATR2	FATR1	FATR0	N/A	00h
OFh		FDTR	0	0	0	FDTR4	FDTR3	FDTR2	FDTR1	FDTR0	N/A	00h
10h	ALARM	SCA0	ESCA0	SCA022	SCA021	SCA020	SCA013	SCA012	SCA011	SCA010	00 to 59	00h
11h		MNAO	EMNAO	MNA022	MNA021	MNA020	MNA013	MNA012	MNA011	MNA010	00 to 59	00h
12h		HRA0	EHRA0	D	HRA021	HRA020	HRA013	HRA012	HRA011	HRA010	0 to 23	00h
13h		DTA0	EDTA0	D	DTA021	DTA020	DTA013	DTA012	DTA011	DTA010	01 to 31	00h
14h		MOA0	EMOA00	D	D	M0A020	M0A013	M0A012	M0A011	M0A010	01 to 12	00h
15h		DWA0	EDWA0	D	D	D	D	DWA02	DWA01	DWA00	0 to 6	00h
16h	TSV2B	VSC	0	VSC22	VSC21	VSC20	VSC13	VSC12	VSC11	VSC10	0 to 59	00h
17h		VMN	0	VMN22	VMN21	VMN20	VMN13	VMN12	VMN11	VMN10	0 to 59	00h
18h		VHR	VMIL	0	VHR21	VHR20	VHR13	VHR12	VHR11	VHR10	0 to 23	00h
19h		VDT	0	0	VDT21	VDT20	VDT13	VDT12	VDT11	VDT10	1 to 31	00h
1Ah		VMO	0	0	0	VM020	VM013	VM012	VMO11	VMO10	1 to 12	00h
1Bh	TSB2V	BSC	0	BSC22	BSC21	BSC20	BSC13	BSC12	BSC11	BSC10	0 to 59	00h
1Ch	1	BMN	0	BMN22	BMN21	BMN20	BMN13	BMN12	BMN11	BMN10	0 to 59	00h
1Dh		BHR	BMIL	0	BHR21	BHR20	BHR13	BHR12	BHR11	BHR10	0 to 23	00h
1Eh		BDT	0	0	BDT21	BDT20	BDT13	BDT12	BDT11	BDT10	1 to 31	00h
1Fh	1	BMO	0	0	0	BM020	BM013	BM012	BM011	BM010	1 to 12	00h

		REG				В	IT					
ADDR.	SECTION	NAME	7	6	5	4	3	2	1	0	RANGE	DEFAULT
20h	DSTCR	DstMoFd	DSTE	D	D	DstMoFd 20	DstMoFd 13	DstMoFd 12	DstMoFd 11	DstMoFd 10	1 to 12	00h
21h		DstDwFd	D	DstDwFd E	DstWkFd 12	DstWkFd 11	DstWkFd 10	DstDwFd 12	DstDwFd 11	DstDwFd 10	0 to 6	00h
22h		DstDtFd	D	D	DstDtFd2 1	DstDtFd2 0	DstDtFd1 3	DstDtFd1 2	DstDtFd1 1	DstDtFd1 0	1 to 31	00h
23h		DstHrFd	D	D	DstHrFd2 1	DstHrFd2 0	DstHrFd1 3	DstHrFd1 2	DstHrFd1 1	DstHrFd1 0	0 to 23	00h
24h		DstMoRv	D	D	D	XDstMoR v20	DstMoRv 13	DstMoR1 2v	DstMoRv 11	DstMoRv 10	01 to 12	00h
25h		DstDwRv	D	DstDwRv E	DstWkrv1 2	DstWkRv 11	DstWkRv 10	DstDwRv 12	DstDwRv 11	DstDwRv 10	0 to 6	00h
26h		DstDtRv	D	D	DstDtRv2 1	DstDtRv2 0	DstDtRv1 3	DstDtRv1 2	DstDtRv1 1	DstDtRv1 0	01 to 31	00h
27h		DstHrRv	D	D	DstHrRv2 1	DstHrRv2 0	DstHrRv1 3	DstHrRv1 2	DstHrRv1 1	DstHrRv1 0	0 to 23	00h
28h	TEMP	TKOL	TK07	TK06	TK05	TK04	ткоз	TK02	TK01	ткоо	00 to FF	00h
29h	-	тком	0	0	0	0	0	0	TK09	TK08	00 to 03	00h
2Ah	NPPM	NPPML	NPPM7	NPPM6	NPPM5	NPPM4	NPPM3	NPPM2	NPPM1	NPPM0	00 to FF	00h
2Bh	-	NPPMH	0	0	0	0	0	NPPM10	NPPM9	NPPM8	00 to 07	00h
2Ch	ХТО	XT0	D	D	D	XT4	ХТЗ	XT2	XT1	ХТО	00 to FF	XXh
2Dh	ALPHAH	ALPHAH	D	ALP_H6	ALP_H5	ALP_H4	ALP_H3	ALP_H2	ALP_H1	ALP_H0	00 to 7F	XXh
2Eh	GPM	GPM1	GPM17	GPM16	GPM15	GPM14	GPM13	GPM12	GPM11	GPM10	00 to FF	00h
2Fh		GPM2	GPM27	GPM26	GPM25	GPM24	GPM23	GPM22	GPM21	GPM20	00 to FF	00h

TABLE 1. REGISTER MEMORY MAP (X INDICATES DEFAULT VARIES WITH EACH DEVICE. YELLOW SHADING INDICATES THOSE BITS SHOULD NOT BE CHANGED BY THE USER) (Continued)

Real Time Clock Registers

Addresses [00h to 06h]

RTC REGISTERS (SC, MN, HR, DT, MO, YR, DW)

These registers depict BCD representations of the time. As such, SC (Seconds) and MN (Minutes) range from 0 to 59, HR (Hour) can either be a 12-hour or 24-hour mode, DT (Date) is 1 to 31, MO (Month) is 1 to 12, YR (Year) is 0 to 99 and DW (Day of the Week) is 0 to 6.

The DW register provides a Day of the Week status and uses three bits DW2 to DW0 to represent the seven days of the week. The counter advances in the cycle 0-1-2-3-4-5-6-0-1-2-... The assignment of a numerical value to a specific day of the week is arbitrary and may be decided by the system software designer. The default value is defined as "0".

24-HOUR TIME

If the MIL bit of the HR register is "1", the RTC uses a 24-hour format. If the MIL bit is "0", the RTC uses a 12-hour format and HR21 bit functions as an AM/PM indicator with a "1" representing PM. The clock defaults to 12-hour format time with HR21 = "0".

LEAP YEARS

Leap years add the day February 29 and are defined as those years that are divisible by 4. Years divisible by 100 are not leap years, unless they are also divisible by 400. This means that the year 2000 is a leap year and the year 2100 is not. The ISL12020M does not correct for the leap year in the year 2100.

Control and Status Registers (CSR)

Addresses [07h to 0Fh]

The Control and Status Registers consist of the Status Register, Interrupt and Alarm Register, Analog Trimming and Digital Trimming Registers.

Status Register (SR)

The Status Register is located in the memory map at address 07h. This is a volatile register that provides either control or status of RTC failure (RTCF), Battery Level Monitor (LBAT85, LBAT75), alarm trigger, Daylight Saving Time, crystal oscillator enable and temperature conversion in progress bit.



	IABLE 2. STATUS REGISTER (SR)									
ADDR	7	6	15	4	3	2	1	0		
07h	BUSY	OSCF	DSTDJ	ALM	LVDD	LBAT85	LBAT75	RTCF		

BUSY BIT (BUSY)

Busy Bit indicates temperature sensing is in progress. In this mode, Alpha, Beta and ITRO registers are disabled and cannot be accessed.

OSCILLATOR FAIL BIT (OSCF)

Oscillator Fail Bit indicates that the oscillator has failed. The oscillator frequency is either zero or very far from the desired 32.768kHz due to failure, PC board contamination or mechanical issues.

DAYLIGHT SAVING TIME CHANGE BIT (DSTADJ)

DSTADJ is the Daylight Saving Time Adjusted Bit. It indicates the daylight saving time forward adjustment has happened. If a DST Forward event happens, DSTADJ will be set to "1". The DSTADJ bit will stay high when DSTFD event happens and will be reset to "0" when the DST Reverse event happens. It is read-only and cannot be written. Setting time during a DST forward period will not set this bit to "1".

The DSTE bit must be enabled when the RTC time is more than one hour before the DST Forward or DST Reverse event time setting, or the DST event correction will not happen.

DSTADJ is reset to "0" upon power-up. It will reset to "0" when the DSTE bit in Register 15h is set to "0" (DST disabled), but no time adjustment will happen.

ALARM BIT (ALM)

This bit announces if the alarm matches the real time clock. If there is a match, the respective bit is set to "1". This bit can be manually reset to "0" by the user or automatically reset by enabling the auto-reset bit (see ARST bit). A write to this bit in the SR can only set it to "0", not "1". An alarm bit that is set by an alarm occurring during an SR read operation will remain set after the read operation is complete.

LOW V_{DD} INDICATOR BIT (LVDD)

This bit indicates when V_{DD} has dropped below the pre-selected trip level (Brownout Mode). The trip points for the brownout levels are selected by three bits: V_{DD}Trip2, V_{DD}Trip1 and V_{DD}Trip0 in PWR_VDD registers. The LVDD detection is only enabled in V_{DD} mode and the detection happens in real time. The LVDD bit is set whenever the V_{DD} has dropped below the preselected trip level and self clears whenever the V_{DD} is above the preselected trip level.

LOW BATTERY INDICATOR 85% BIT (LBAT85)

In Normal Mode (V_{DD}), this bit indicates when the battery level has dropped below the preselected trip levels. The trip points are selected by three bits: VB85Tp2, VB85Tp1 and VB85Tp0 in the PWR_VBAT registers. The LBAT85 detection happens automatically once every minute when seconds register reaches 59. The detection can also be manually triggered by setting the TSE bit in BETA register to "1". The LBAT85 bit is set when the V_{BAT} has dropped below the preselected trip level and will self clear when the V_{BAT} is above the pre-selected trip level at the next detection cycle either by manual or automatic trigger.

In Battery Mode (V_{BAT}), this bit indicates the device has entered into battery mode by polling once every 10 minutes. The LBAT85 detection happens automatically once when the minute register reaches x9h or x0h minutes.

Example - When the LBAT85 is Set To "1" In Battery Mode:

The minute the register changes to 19h when the device is in battery mode, the LBAT85 is set to "1" the next time the device switches back to Normal Mode.

Example - When the LBAT85 Remains at "0" In Battery Mode:

If the device enters into battery mode after the minute register reaches 20h and switches back to Normal Mode before the minute register reaches 29h, then the LBAT85 bit will remain at "0" the next time the device switches back to Normal Mode.

LOW BATTERY INDICATOR 75% BIT (LBAT75)

In Normal Mode (V_{DD}), this bit indicates when the battery level has dropped below the preselected trip levels. The trip points are selected by three bits: VB75Tp2, VB75Tp1 and VB75Tp0 in the PWR_VBAT registers. The LBAT75 detection happens automatically once every minute when seconds register reaches 59. The detection can also be manually triggered by setting the TSE bit in BETA register to "1". The LBAT75 bit is set when the V_{BAT} has dropped below the preselected trip level and will self clear when the V_{BAT} is above the preselected trip level at the next detection cycle either by manual or automatic trigger.

In Battery Mode (V_{BAT}), this bit indicates the device has entered into battery mode by polling once every 10 minutes. The LBAT85 detection happens automatically once when the minute register reaches x9h or x0h minutes.

Example - When the LBAT75 is Set to "1" in Battery Mode:

The minute register changes to 30h when the device is in battery mode, the LBAT75 is set to "1" the next time the device switches back to Normal Mode.

Example - When the LBAT75 Remains at "0" in Battery Mode:

If the device enters into battery mode after the minute register reaches 49h and switches back to Normal Mode before minute register reaches 50h, then the LBAT75 bit will remain at "0" the next time the device switches back to Normal Mode.

REAL TIME CLOCK FAIL BIT (RTCF)

This bit is set to a "1" after a total power failure. This is a read only bit that is set by hardware (ISL12020M internally) when the device powers up after having lost all power (defined as $V_{DD} = 0V$ and $V_{BAT} = 0V$). The bit is set regardless of whether V_{DD} or V_{BAT} is applied first. The loss of only one of the supplies does not set the RTCF bit to "1". The first valid write to the RTC section after a complete power failure resets the RTCF bit to "0" (writing one byte is sufficient).



Interrupt Control Register (INT)

TABLE 3. INTERRUPT CONTROL REGISTER (INT)

ADDR	7	6	5	4	3	2	1	0
08h	ARST	WRTC	IM	FOBATB	F03	F02	F01	F00

AUTOMATIC RESET BIT (ARST)

This bit enables/disables the automatic reset of the ALM, LVDD, LBAT85 and LBAT75 status bits only. When ARST bit is set to "1", these status bits are reset to "0" after a valid read of the respective status register (with a valid STOP condition). When the ARST is cleared to "0", the user must manually reset the ALM, LVDD, LBAT85 and LBAT75 bits.

WRITE RTC ENABLE BIT (WRTC)

The WRTC bit enables or disables write capability into the RTC Timing Registers. The factory default setting of this bit is "0". Upon initialization or power-up, the WRTC must be set to "1" to enable the RTC. Upon the completion of a valid write (STOP), the RTC starts counting. The RTC internal 1Hz signal is synchronized to the STOP condition during a valid write cycle.

INTERRUPT/ALARM MODE BIT (IM)

This bit enables/disables the interrupt mode of the alarm function. When the IM bit is set to "1", the alarm will operate in the interrupt mode, where an active low pulse width of 250ms will appear at the \overline{IRQ}/F_{OUT} pin when the RTC is triggered by the alarm, as defined by the alarm registers (OCh to 11h). When the IM bit is cleared to "0", the alarm will operate in standard mode, where the \overline{IRQ}/F_{OUT} pin will be set low until the ALM status bit is cleared to "0".

TABLE 4.

IM BIT	INTERRUPT/ALARM FREQUENCY					
0	0 Single Time Event Set By Alarm					
1	Repetitive/Recurring Time Event Set By Alarm					

FREQUENCY OUTPUT AND INTERRUPT BIT (FOBATB)

This bit enables/disables the \overline{IRQ}/F_{OUT} pin during battery-backup mode (i.e. V_{BAT} power source active). When the FOBATB is set to "1", the \overline{IRQ}/F_{OUT} pin is disabled during battery-backup mode. This means that both the frequency output and alarm output functions are disabled. When the FOBATB is cleared to "0", the \overline{IRQ}/F_{OUT} pin is enabled during battery-backup mode. Note that the open-drain \overline{IRQ}/F_{OUT} pin will need a pull-up to the battery voltage to operate in battery-backup mode.

FREQUENCY OUT CONTROL BITS (FO<3:0>)

These bits enable/disable the frequency output function and select the output frequency at the \overline{IRQ}/F_{OUT} pin. See Table 5 for frequency selection. Default for the ISL12020M is FO<3:0> = 1h, or 32.768kHz output (F_{OUT} is **ON**). When the frequency mode is enabled, it will override the alarm mode at the \overline{IRQ}/F_{OUT} pin.

TABLE 5. FREQUENCY SELECTION OF IRQ/FOUT PIN

			1		1
FREQUENCY, Fout	UNITS	F03	F02	F01	FOO
0	Hz	0	0	0	0
32768	Hz	0	0	0	1
4096	Hz	0	0	1	0
1024	Hz	0	0	1	1
64	Hz	0	1	0	0
32	Hz	0	1	0	1
16	Hz	0	1	1	0
8	Hz	0	1	1	1
4	Hz	1	0	0	0
2	Hz	1	0	0	1
1	Hz	1	0	1	0
1/2	Hz	1	0	1	1
1/4	Hz	1	1	0	0
1/8	Hz	1	1	0	1
1/16	Hz	1	1	1	0
1/32	Hz	1	1	1	1

POWER SUPPLY CONTROL REGISTER (PWR_VDD)

Clear Time Stamp Bit (CLRTS)

TABLE 6.

ADDR	7	6	5	4	3	2	1	0
09h	CLRTS	0	0	0	0	V _{DD} Trip2	V _{DD} Trip1	V _{DD} Trip0

This bit clears Time Stamp V_{DD} to Battery (TSV2B) and Time Stamp Battery to V_{DD} Registers (TSB2V). The default setting is 0 (CLRTS = 0) and the Enabled setting is 1 (CLRTS = 1).

V_{DD} Brownout Trip Voltage BITS (V_{DD}Trip<2:0>)

These bits set the trip level for the V_{DD} alarm, indicating that V_{DD} has dropped below a preset level. In this event, the LVDD bit in the Status Register is set to "1". See <u>Table 7</u>.

TABLE	7. V _D	D TRIP	LEVELS
-------	-------------------	--------	--------

V _{DD} Trip2	V _{DD} Trip1	V _{DD} Trip0	TRIP VOLTAGE (V)
0	0	0	2.295
0	0	1	2.550
0	1	0	2.805
0	1	1	3.060
1	0	0	4.250
1	0	1	4.675

BATTERY VOLTAGE TRIP VOLTAGE REGISTER (PWR_VBAT)

This register controls the trip points for the two V_{BAT} alarms, with levels set to approximately 85% and 75% of the nominal battery level.

	TABLE 8.								
ADDR	7	6	5	4	3	2	1	0	
0Ah	D	RESEALB	VB85T p2	VB85T p1	VB85T p0	VB75T p2	VB75T p1	VB75T p0	

RESEAL BIT (RESEALB)

This is the Reseal bit for actively disconnecting V_{BAT} pin from the internal circuitry. Setting this bit allows the device to disconnect the battery and eliminate standby current drain while the device is unused. Once V_{DD} is powered up, this bit is reset and the V_{BAT} pin is then connected to the internal circuitry.

The application for this bit involves placing the chip on a board with a battery and testing the board. Once the board is tested and ready to ship, it is desirable to disconnect the battery to keep it fresh until the board or unit is placed into final use. Setting RESEALB = "1" initiates the battery disconnect and after V_{DD} power is cycled down and up again, the RESEAL bit is cleared to "0".

BATTERY LEVEL MONITOR TRIP BITS (VB85TP<2:0>)

Three bits select the first alarm (85% of Nominal V_{BAT}) level for the battery voltage monitor. There are total of 7 levels that could be selected for the first alarm. Any of the of levels could be selected as the first alarm with no reference as to nominal battery voltage level. See Table 9.

VB85Tp2	VB85Tp1	VB85Tp0	BATTERY ALARM TRIP LEVEL (V)
0	0	0	2.125
0	0	1	2.295
0	1	0	2.550
0	1	1	2.805
1	0	0	3.060
1	0	1	4.250
1	1	0	4.675

TABLE 9. VB85T ALARM LEVEL

BATTERY LEVEL MONITOR TRIP BITS (VB75TP<2:0>)

Three bits select the second alarm (75% of Nominal V_{BAT}) level for the battery voltage monitor. There are total of 7 levels that could be selected for the second alarm. Any of the of levels could be selected as the second alarm with no reference as to nominal Battery voltage level. See Table 10.

TABLE 10. BATTERY LEVEL MONITOR TRIP BITS (VB75TP<2:0>)

VB75Tp2	VB75Tp1	VB75Tp0	BATTERY ALARM TRIP LEVEL (V)
0	0	0	1.875
0	0	1	2.025
0	1	0	2.250
0	1	1	2.475
1	0	0	2.700
1	0	1	3.750
1	1	0	4.125

Initial AT and DT setting Register (ITRO)

These bits are used to trim the initial error (at room temperature) of the crystal. Both Digital Trimming (DT) and Analog Trimming (AT) methods are available. The digital trimming uses clock pulse skipping and insertion for frequency adjustment. Analog trimming uses load capacitance adjustment to pull the oscillator frequency. A range of +62.5ppm to -61.5ppm is possible with combined digital and analog trimming.

Initial values for the ITRO register are preset internally and recalled to RAM registers on power-up. These values can be overwritten by the user although this is not suggested as the resulting temperature compensation performance will be compromised. Aging adjustment is normally a few ppm and can be handled by writing to the IATR section.

AGING AND INITIAL TRIM DIGITAL TRIMMING BITS (IDTR0<1:0>)

These bits allow ± 30.5 ppm initial trimming range for the crystal frequency. This is meant to be a coarse adjustment if the range needed is outside that of the IATR control. See <u>Table 11</u>. The IDTRO register should only be changed while the TSE (Temp Sense Enable) bit is "0".

The ISL12020M has a preset Initial Digital Trimming value corresponding to the crystal in the module. This value is recalled on initial power-up and should never be changed for best temperature compensation performance, although the user may change this preset value to adjust for aging or board mounting changes if so desired.

IDTR01	IDTR00	TRIMMING RANGE								
0	0	Default/Disabled								
0	1	+30.5ppm								
1	0	Oppm								
1	1	-30.5ppm								

TABLE 11. IDTRO TRIMMING RANGE

AGING AND INITIAL ANALOG TRIMMING BITS (IATRO<5:0>)

The Initial Analog Trimming Register allows +32ppm to -31ppm adjustment in 1ppm/bit increments. This enables fine frequency adjustment for trimming initial crystal accuracy error or to correct for aging drift.

The ISL12020M has a preset Initial Analog Trimming value corresponding to the crystal in the module. This value is recalled on initial power-up and should never be changed for best temperature compensation performance, although the user may change this preset value to adjust for aging or board mounting changes if so desired.

The IATRO register should only be changed while the TSE (Temp Sense Enable) bit is "0".

TABLE 12. INITIAL AT AND DT SETTING REGISTER

ADDR	7	6	5	4	3	2	1	0
OBh	IDTRO	IDTR0	IATRO	IATRO	IATRO	IATRO	IATRO	IATRO
	1	0	5	4	3	2	1	0

Note that setting the IATR to the lowest settings (-31ppm) with the default 32kHz output can cause the oscillator frequency to become unstable on power-up. The lowest settings for IATR should be avoided to insure oscillator frequency integrity.

TABLE 13. IATRO TRIMMING RANGE

IATR05	IATR04	IATR03	IATR02	IATR01	IATR00	TRIMMING RANGE
0	0	0	0	0	0	+32
0	0	0	0	0	1	+31
0	0	0	0	1	0	+30
0	0	0	0	1	1	+29
0	0	0	1	0	0	+28
0	0	0	1	0	1	+27
0	0	0	1	1	0	+26
0	0	0	1	1	1	+25
0	0	1	0	0	0	+24
0	0	1	0	0	1	+23
0	0	1	0	1	0	+22
0	0	1	0	1	1	+21
0	0	1	1	0	0	+20
0	0	1	1	0	1	+19
0	0	1	1	1	0	+18
0	0	1	1	1	1	+17
0	1	0	0	0	0	+16
0	1	0	0	0	1	+15
0	1	0	0	1	0	+14
0	1	0	0	1	1	+13
0	1	0	1	0	0	+12
0	1	0	1	0	1	+11
0	1	0	1	1	0	+10
0	1	0	1	1	1	+9
0	1	1	0	0	0	+8
0	1	1	0	0	1	+7
0	1	1	0	1	0	+6
0	1	1	0	1	1	+5
0	1	1	1	0	0	+4
0	1	1	1	0	1	+3
0	1	1	1	1	0	+2
0	1	1	1	1	1	+1
1	0	0	0	0	0	0
1	0	0	0	0	1	-1
1	0	0	0	1	0	-2
1	0	0	0	1	1	-3
1	0	0	1	0	0	
1	0	0	1	0	1	
1	0	0	1	1	0	-5
1	0	0	1	1	1	-0

FN6667 Rev 6.00 January 9, 2015



	IABLE 13. IAIRO IRIMMING RANGE (Continued)											
IATR05	IATR04	IATR03	IATR02	IATR01	IATR00	TRIMMING RANGE						
1	0	1	0	0	0	-8						
1	0	1	0	0	1	-9						
1	0	1	0	1	0	-10						
1	0	1	0	1	1	-11						
1	0	1	1	0	0	-12						
1	0	1	1	0	1	-13						
1	0	1	1	1	0	-14						
1	0	1	1	1	1	-15						
1	1	0	0	0	0	-16						
1	1	0	0	0	1	-17						
1	1	0	0	1	0	-18						
1	1	0	0	1	1	-19						
1	1	0	1	0	0	-20						
1	1	0	1	0	1	-21						
1	1	0	1	1	0	-22						
1	1	0	1	1	1	-23						
1	1	1	0	0	0	-24						
1	1	1	0	0	1	-25						
1	1	1	0	1	0	-26						
1	1	1	0	1	1	-27						
1	1	1	1	0	0	-28						
1	1	1	1	0	1	-29						
1	1	1	1	1	0	-30						
1	1	1	1	1	1	-31						

TABLE 13. IATRO TRIMMING RANGE (Continued)

ALPHA Register (ALPHA)

TABLE 14. ALPHA REGISTER

ADDR	7	6	5	4	3	2	1	0
OCh	D	ALPHA 6	ALPHA 5	ALPHA 4	ALPHA 3	ALPHA 2	ALPHA 1	ALPHA 0

The ALPHA variable is 8 bits and is defined as the temperature coefficient of crystal from -40 °C to T0, or the ALPHA Cold (there is an Alpha Hot register that must be programmed as well). It is normally given in units of ppm/°C², with a typical value of -0.034. The ISL12020M device uses a scaled version of the absolute value of this coefficient in order to get an integer value. Therefore, ALPHA<7:0> is defined as the (|Actual ALPHA Value| x 2048) and converted to binary. For example, a crystal with Alpha of -0.034ppm/°C² is first scaled (|2048*(-0.034)| = 70d) and then converted to a binary number of 01000110b.

The practical range of Actual ALPHA values is from -0.020 to -0.060.

The ISL12020M has a preset ALPHA value corresponding to the crystal in the module. This value is recalled on initial power-up and should remain unchanged for best compensation performance, although the user can override this preset value if so desired.

The ALPHA register should only be changed while the TSE (Temp Sense Enable) bit is "0". Note that both the ALPHA and the ALPHA Hot registers need to be programmed with values for full range temperature compensation.

BETA Register (BETA)

TABLE 15.

ADDR	7	6	5	4	3	2	1	0
0Dh	TSE	BTSE	BTSR	BETA4	BETA3	BETA2	BETA1	BETA0

TEMPERATURE SENSOR ENABLED BIT (TSE)

This bit enables the Temperature Sensing operation, including the temperature sensor, A/D converter and FATR/FDTR register adjustment. The default mode after power-up is disabled (TSE = 0). To enable the operation, TSE should be set to 1 (TSE = 1). When temp sense is disabled, the initial values for IATR and IDTR registers are used for frequency control.

All changes to the IDTR, IATR, ALPHA and BETA registers must be made with TSE = 0. After loading the new values, TSE can be enabled and the new values are used. When TSE is set to 1, the temperature conversion cycle begins and will end when two temperature conversions are completed. The average of the two conversions is in the TEMP registers.

TEMP SENSOR CONVERSION IN BATTERY MODE BIT (BTSE)

This bit enables the Temperature Sensing and Correction in battery mode. BTSE = 0 (default) no conversion, Temp Sensing or Compensation in battery mode. BTSE = 1 indicates Temp Sensing and Compensation enabled in battery mode. The BTSE is disabled when the battery voltage is lower than 2.7V. No temperature compensation will take place with V_{BAT} <2.7V.



FREQUENCY OF TEMPERATURE SENSING AND CORRECTION BIT (BTSR)

This bit controls the frequency of Temp Sensing and Correction. BTSR = 0 default mode is every 10 minutes, BTSR = 1 is every 1.0 minute. Note that BTSE has to be enabled in both cases. See Table 16.

The temperature measurement conversion time is the same for battery mode as for V_{DD} mode, approximately 22ms. The battery mode current will increase during this conversion time to typically 68µA. The average increase in battery current is much lower than this due to the small duty cycle of the ON-time versus OFF-time for the conversion.

To figure the average increase in battery current, we take the change in current times the duty cycle. For the 1 minute temperature period the average current is as shown in Equation 1:

$$\Delta I_{BAT} = \frac{0.022s}{60s} \times 68 \mu A = 250 nA$$
 (EQ. 1)

For the 10 minute temperature period the average current is as shown in Equation 2:

$$\Delta I_{BAT} = \frac{0.022s}{600s} \times 68\mu A = 25nA$$
 (EQ. 2)

If the application has a stable temperature environment that doesn't change quickly, the 10 minute option will work well and the backup battery lifetime impact is minimized. If quick temperature variations are expected (multiple cycles of more than 10° within an hour), then the 1 minute option should be considered and the slightly higher battery current figured into overall battery life.

TABLE 16. FREQUENCY OF TEMPERATURE SENSING AND CORRECTION BIT

BTSE	BTSR	TC PERIOD IN BATTERY MODE
0	0	OFF
0	1	OFF
1	0	10 Minutes
1	1	1 Minute

GAIN FACTOR OF AT BIT (BETA<4:0>)

Beta is specified to take care of the Cm variations of the crystal. Most crystals specify Cm around 2.2fF. For example, if Cm > 2.2fF, the actual AT steps may reduce from 1ppm/step to approximately 0.80ppm/step. Beta is then used to adjust for this variation and restore the step size to 1ppm/step.

BETA values are limited in the range from 01000 to 11111 as shown in <u>Table 17</u>. To use <u>Table 17</u>, the device is tested at two AT settings in <u>Equation 3</u>:

BETA VALUES = (AT(max) - AT(min))/63 (EQ. 3)

Where:

 $AT(max) = F_{OUT}$ in ppm (at AT = 00H) and

 $AT(min) = F_{OUT}$ in ppm (at AT = 3FH).



The BETA VALUES result is indexed in the right hand column and the resulting Beta factor (for the register) is in the same row in the left column.

The ISL12020M has a preset BETA value corresponding to the crystal in the module. This value is recalled on initial power-up and should never be changed for best temperature compensation performance, although the user may override this preset value if so desired.

The value for BETA should only be changed while the TSE (Temp Sense Enable) bit is "0". The procedure for writing the BETA register involves two steps. First, write the new value of BETA with TSE = 0. Then write the same value of BETA with TSE = 1. This will insure the next temp sense cycle will use the new BETA value.

BETA<4:0>	AT STEP ADJUSTMENT
01000	0.5000
00111	0.5625
00110	0.6250
00101	0.6875
00100	0.7500
00011	0.8125
00010	0.8750
00001	0.9375
00000	1.0000
10000	1.0625
10001	1.1250
10010	1.1875
10011	1.2500
10100	1.3125
10101	1.3750
10110	1.4375
10111	1.5000
11000	1.5625
11001	1.6250
11010	1.6875
11011	1.7500
11100	1.8125
11101	1.8750
11110	1.9375
11111	2.0000

TABLE 17. BETA VALUES

Final Analog Trimming Register (FATR)

This register shows the final setting of AT after temperature correction. It is read-only; the user cannot overwrite a value to this register. This value is accessible as a means of monitoring the temperature compensation function. See <u>Tables 18</u> and <u>19</u> (for values).

TABLE 18. FINAL ANALOG TRIMMING REGISTER

ADDR	7	6	5	4	3	2	1	0
OEh	0	0	FATR5	FATR4	FATR3	FATR2	FATR1	FATR0

Final Digital Trimming Register (FDTR)

This register shows the final setting of DT after temperature correction. It is read-only; the user cannot overwrite a value to this register. The value is accessible as a means of monitoring the temperature compensation function. The corresponding clock adjustment values are shown in <u>Table 20</u>. The FDTR setting has both positive and negative settings to adjust for any offset in the crystal..

TABLE 19.	FINAL DIGITAL	TRIMMING	REGISTER
-----------	---------------	----------	----------

ADDR	7	6	5	4	3	2	1	0
OFh	0	0	0	FDTR4	FDTR3	FDTR2	FDTR1	FDTR0

TABLE 20. CLOCK ADJUSTMENT VALUES FOR FINAL DIGITAL TRIMMING REGISTER

FDTR<4:0>	DECIMAL	ppm ADJUSTMENT
00000	0	0
00001	1	30.5
00010	2	61
00011	3	91.5
00100	4	122
00101	5	152.5
00110	6	183
00111	7	213.5
01000	8	244
01001	9	274.5
01010	10	305
10000	0	0
10001	-1	-30.5
10010	-2	-61
10011	-3	-91.5
10100	-4	-122
10101	-5	-152.5
10110	-6	-183
10111	-7	-213.5
11000	-8	-244
11001	-9	-274.5
11010	-10	-305

ALARM Registers (10h to 15h)

The alarm register bytes are set up identical to the RTC register bytes, except that the MSB of each byte functions as an enable bit (enable = "1"). These enable bits specify which alarm registers (seconds, minutes, etc.) are used to make the comparison. Note that there is no alarm byte for year.

The alarm function works as a comparison between the alarm registers and the RTC registers. As the RTC advances, the alarm will be triggered once a match occurs between the alarm registers and the RTC registers. Any one alarm register, multiple registers, or all registers can be enabled for a match.

There are two alarm operation modes: Single Event and periodic Interrupt Mode:

- Single Event Mode is enabled by setting the bit 7 on any of the Alarm registers (ESCA0... EDWA0) to "1", the IM bit to "0" and disabling the frequency output. This mode permits a one-time match between the Alarm registers and the RTC registers. Once this match occurs, the ALM bit is set to "1" and the \overline{IRQ}/F_{OUT} output will be pulled low and will remain low until the ALM bit is reset. This can be done manually or by using the auto-reset feature.
- Interrupt Mode is enabled by setting the bit 7 on any of the Alarm registers (ESCA0... EDWA0) to "1", the IM bit to "1" and disabling the frequency output. The \overline{IRQ}/F_{OUT} output will now be pulsed each time an alarm occurs. This means that once the interrupt mode alarm is set, it will continue to alarm for each occurring match of the alarm and present time. This mode is convenient for hourly or daily hardware interrupts in microcontroller applications such as security cameras or utility meter reading.

To clear a single event alarm, the ALM bit in the status register must be set to "0" with a write. Note that if the ARST bit is set to 1 (address 08h, bit 7), the ALM bit will automatically be cleared when the status register is read.

Following are examples of both Single Event and periodic Interrupt Mode alarms.

Example 1

- Alarm set with single interrupt (IM = "0")
- A single alarm will occur on January 1 at 11:30 a.m.
- Set Alarm registers as follows:

	TABLE 21.										
ALARM	ALARM BIT										
REGISTER	7	6	5	4	3	2	1	0	HEX	DESCRIPTION	
SCA0	0	0	0	0	0	0	0	0	00h	Seconds disabled	
MNAO	1	0	1	1	0	0	0	0	B0h	Minutes set to 30, enabled	
HRA0	1	0	0	1	0	0	0	1	91h	Hours set to 11, enabled	
DTAO	1	0	0	0	0	0	0	1	81h	Date set to 1, enabled	
MOAO	1	0	0	0	0	0	0	1	81h	Month set to 1, enabled	
DWA0	0	0	0	0	0	0	0	0	00h	Day of week disabled	

TABLE 21.

After these registers are set, an alarm will be generated when the RTC advances to exactly 11:30 a.m. on January 1 (after seconds changes from 59 to 00) by setting the ALM bit in the status register to "1" and also bringing the \overline{IRQ}/F_{OUT} output low.

Example 2

- Pulsed interrupt once per minute (IM = "1")
- Interrupts at one minute intervals when the seconds register is at 30s.
- Set Alarm registers as follows:

TABLE 22.

ALARM		BIT								
REGISTER	7	7654		3	2	1	0	HEX	DESCRIPTION	
SCA0	1	0	1	1	0	0	0	0	BOh	Seconds set to 30, enabled
MNAO	0	0	0	0	0	0	0	0	00h	Minutes disabled
HRA0	0	0	0	0	0	0	0	0	00h	Hours disabled
DTA0	0	0	0	0	0	0	0	0	00h	Date disabled
MOAO	0	0	0	0	0	0	0	0	00h	Month disabled
DWA0	0	0	0	0	0	0	0	0	00h	Day of week disabled

Once the registers are set, the following waveform will be seen at \overline{IRQ}/F_{OUT}




FIGURE 15. IRQ/FOUT WAVEFORM

Note that the status register ALM bit will be set each time the alarm is triggered, but does not need to be read or cleared.

Time Stamp V_{DD} to Battery Registers (TSV2B)

The TSV2B Register bytes are identical to the RTC register bytes, except they do not extend beyond the Month. The Time Stamp captures the FIRST V_{DD} to Battery Voltage transition time and will not update upon subsequent events, until cleared (only the first event is captured before clearing). Set CLRTS = 1 to clear this register (Add 09h, PWR_V_{DD} register).

Note that the time stamp registers are cleared to all "0", including the month and day, which is different from the RTC and alarm registers (those registers default to 01h). This is the indicator that no time stamping has occurred since the last clear or initial power-up. Once a time stamp occurs, there will be a non-zero time stamp.

Time Stamp Battery to V_{DD} Registers (TSB2V)

The Time Stamp Battery to V_{DD} Register bytes are identical to the RTC register bytes, except they do not extend beyond Month. The Time Stamp captures the LAST transition of V_{BAT} to V_{DD} (only the last event of a series of power-up/down events is retained). Set CLRTS = 1 to clear this register (Add 09h, PWR_V_{DD} register).

DST Control Registers (DSTCR)

8 bytes of control registers have been assigned for the Daylight Savings Time (DST) functions. DST beginning (set Forward) time is controlled by the registers DstMoFd, DstDwFd, DstDtFd and DstHrFd. DST ending time (set Backward or Reverse) is controlled by DstMoRv, DstDwRv, DstDtRv and DstHrRv.

Tables 23 and 24 describe the structure and functions of the DSTCR.

DST FORWARD REGISTERS (20H TO 23H)

DST forward is controlled by the following DST Registers:

DST Enable

DSTE is the DST Enabling Bit located in Bit 7 of register 20h (DstMoFdxx). Set DSTE = 1 will enable the DSTE function. Upon powering up for the first time (including battery), the DSTE bit defaults to "0". When DSTE is set to "1" the RTC time must be at least one hour before the scheduled DST time change for the correction to take place. When DSTE is set to "0", the DSTADJ bit in the Status Register automatically resets to "0".

DST Month Forward

DstMoFd sets the Month that DST starts. The format is the same as for the RTC register month, from 1 to 12. The default value for the DST begin month is 00h.

DST Day/Week Forward

DstDwFd contains both the Day of the Week and the Week of the Month data for DST Forward control. DST can be controlled either by actual date or by setting both the Week of the month and the Day of the Week. DstDwFdE sets the priority of the Day/Week over the Date. For DstDwFdE = 1, Day/Week is the priority. You must have the correct Day of Week entered in the RTC registers for the Day/Week correction to work properly.



	TABLE 23. DST FORWARD REGISTERS										
ADDRESS	FUNCTION	7	6	5	4	3	2	1	0		
20h	Month Forward	DSTE	0	0	MoFd20	MoFd13	MoFd12	MoFd11	MoFd10		
21h	Day Forward	0	DwFdE	WkFd12	WkFd11	WkFd10	DwFd12	DwFd11	DwFd10		
22h	Date Forward	0	0	DtFd21	DtFd20	DtFd13	DtFd12	DtFd11	DtFd10		
23h	Hour Forward		0	HrFd21	HrFd20	HrFd13	HrFd12	HrFd11	HrFd10		

TABLE 22 DET EODWADD DEGISTEDS

TABLE 24. DST REVERSE REGISTERS

ADDRESS	NAME	7	6	5	4	3	2	1	0
24h	Month Reverse	0	0	0	MoRv20	MoRv13	MoRv12	MoRv11	MoRv10
25h	Day Reverse	0	DwRvE	WkRv12	WkRv11	WkRv10	DwRv12	DwRv11	DwRv10
26h	Date Reverse	0	0	DtRv21	DtRv20	DtRv13	DtRv12	DtRv11	DtRv10
27h	Hour Reverse		0	HrRv21	HrRv20	HrRv13	HrRv12	HrRv11	HrRv10

- Bits 0, 1, 2 contain the Day of the week information, which sets the Day of the Week that DST starts. Note that Day of the week counts from 0 to 6, like the RTC registers. The default for the DST Forward Day of the Week is 00h (normally Sunday).
- · Bits 3, 4, 5 contain the Week of the Month information that sets the week that DST starts. The range is from 1 to 5 and Week 7 is used to indicate the last week of the month. The default for the DST Forward Week of the Month is 00h.

DST Date Forward

DstDtfd controls which Date DST begins. The format for the Date is the same as for the RTC register, from 1 to 31. The default value for DST forward date is 00h. DstDtFd is only effective if DstDwFdE = 0.

DST Hour Forward

DstHrFd controls the hour that DST begins. The RTC hour and DstHrFd registers have the same formats except there is no Military bit for DST hour. The user sets the DST hour with the same format as used for the RTC hour (AM/PM or MIL) but without the MIL bit and the DST will still advance as if the MIL bit were there. The default value for DST hour Forward is 00h.

DST REVERSE REGISTERS (24H TO 27H)

DST end (reverse) is controlled by the following DST Registers:

DST Month Reverse

DstMoRv sets the Month that DST ends. The format is the same as for the RTC register month, from 1 to 12. The default value for the DST end month is October (10h).

DST Day/Week Reverse

DstDwRv contains both the Day of the Week and the Week of the Month data for DST Reverse control. DST can be controlled either by actual date or by setting both the Week of the month and the Day of the Week. DstDwRvE sets the priority of the Day/Week over the Date. For DstDwRvE = 1, Day/Week is the priority. You

must have the correct Day of Week entered in the RTC registers for the Day/Week correction to work properly.

- Bits 0, 1, 2 contain the Day of the week information, which sets the Day of the Week that DST ends. Note that Day of the week counts from 0 to 6, like the RTC registers. The default for the DST Reverse Day of the Week is 00h (normally Sunday).
- · Bits 3, 4, 5 contain the Week of the Month information that sets the week that DST ends. The range is from 1 to 5 and Week 7 is used to indicate the last week of the month. The default for the DST Reverse Week of the Month is 00h.

DST Date Reverse

DstDtRv controls which Date DST ends. The format for the Date is the same as for the RTC register, from 1 to 31. The default value for DST Date Reverse is 00h. The DstDtRv is only effective if the DwRvE = 0.

DST Hour Reverse

DstHrRv controls the hour that DST ends. The RTC hour and DstHrFd registers have the same formats except there is no Military bit for DST hour. The user sets the DST hour with the same format as used for the RTC hour (AM/PM or MIL) but without the MIL bit and the DST will still advance as if the MIL bit were there. The default value for DST hour Reverse is 00h.

TEMP Registers (TEMP)

The temperature sensor produces an analog voltage output, which is input to an A/D converter and produces a 10-bit temperature value in degrees Kelvin. TK07:00 are the LSBs of the code and TK09:08 are the MSBs of the code. The temperature result is actually the average of two successive temperature measurements to produce greater resolution for the temperature control. The output code can be converted to degrees Centigrade by first converting from binary to decimal, dividing by 2 and then subtracting 273d.

Temperature in °C = [(TK <9:0>)/2] - 273 (EQ. 4)



The practical range for the temp sensor register output is from 446d to 726d, or -50 °C to +90 °C. The temperature compensation function is only guaranteed over -40 °C to +85 °C. The TSE bit must be set to "1" to enable temperature sensing.

TABLE	25.
-------	-----

TEMP	7	6	5	4	3	2	1	0
TKOL	тк07	тк06	TK05	тк04	ткоз	TK02	TK01	ткоо
тком	0	0	0	0	0	0	тк09	TK08

NPPM Registers (NPPM)

The NPPM value is exactly 2x the net correction required to bring the oscillator to Oppm error. The value is the combination of oscillator Initial Correction (IPPM) and crystal temperature dependent correction (CPPM).

IPPM is used to compensate the oscillator offset at room temperature and is controlled by the ITRO and BETA registers, which are fixed during factor test.

The CPPM compensates the oscillator frequency fluctuation over temperature. It is determined by the temperature (T), crystal curvature parameter (ALPHA) and crystal turn-over temperature (XTO). T is the result of the temp sensor/ADC conversion, whose decimal result is 2x the actual temperature in Kelvin. ALPHA is from either the ALPHA (cold) or ALPHAH (hot) register depending on T and XTO is from the XTO register.

NPPM is governed by Equation 5:

NPPM = IPPM(ITR0,BETA) + ALPHA x (T-T0)2

NPPM = IPPM + CPPM

NPPM = IPPM + $\frac{ALPHA \bullet (T - T0)^2}{4096}$ (EQ. 5) Where

 $\mathsf{ALPHA} = \alpha \bullet 2048$

T is the reading of the ADC, result is 2 x temperature in degrees Kelvin.

(EQ. 6)

Note that NPPM can also be predicted from the FATR and FDTR register by the relationship (all values in decimal):

NPPM = 2*(BETA*FATR - (FDTR-16))

XTO Registers (XTO)

TURNOVER TEMPERATURE (XT<3:0>)

The apex of the Alpha curve occurs at a point called the turnover temperature, or XTO. Crystals normally have a turnover temperature between +20 °C and +30 °C, with most occurring near +25 °C.

TABLE 26. TURNOVER TEMPERATURE

ADDR	7	6	15	4	3	2	1	0
2Ch	0	0	0	XT4	ХТЗ	XT2	XT1	ХТО

The ISL12020M has a preset turnover temperature

corresponding to the crystal in the module. This value is recalled on initial power-up and should never be changed for best temperature compensation performance, although the user may override this preset value if so desired.

<u>Table 27</u> shows the values available, with a range from +17.5 °C to +32.5 °C in +0.5 °C increments. The default value is 00000b or +25 °C.

TABLE	27.	хто	VALUES
-------	-----	-----	--------

	ATOVALUES
XT<4:0>	TURNOVER TEMPERATURE
01111	32.5
01110	32.0
01101	31.5
01100	31
01011	30.5
01010	30
01001	29.5
01000	29.0
00111	28.5
00110	28.0
00101	27.5
00100	27.0
00011	26.5
00010	26.0
00001	25.5
00000	25.0
10000	25.0
10001	24.5
10010	24.0
10011	23.5
10100	23.0
10101	22.5
10110	22.0
10111	21.5
11000	21.0
11001	20.5
11010	20.0
11011	19.5
11100	19.0
11101	18.5
	•



TABLE 27. XTO VALUES (Continued)						
XT<4:0>	TURNOVER TEMPERATURE					
11110	18.0					
11111	17.5					

ALPHA Hot Register (ALPHAH)

TABLE 28. ALPHA HOT REGISTER

ADDR	7	6	5	4	3	2	1	0
2Dh	D	ALP_H						
		6	5	4	3	2	1	0

The ALPHA Hot variable is 7 bits and is defined as the temperature coefficient of Crystal from the XTO value to +85°C (both Alpha Hot and Alpha Cold must be programmed to provide full temperature compensation). It is normally given in units of $ppm/°C^2$, with a typical value of -0.034. Like the ALPHA cold version, a scaled version of the absolute value of this coefficient is used in order to get an integer value. Therefore, ALP_H<7:0> is defined as the (|Actual Alpha Hot Value | x 2048) and converted to binary. For example, a crystal with Alpha Hot of -0.034ppm/ $^{\circ}$ C² is first scaled (|2048*(-0.034)| = 70d) and then converted to a binary number of 01000110b.

The practical range of Actual ALPHAH values is from -0.020 to -0.060.

The ISL12020M has a preset ALPHAH value corresponding to the crystal in the module. This value is recalled on initial power-up and should never be changed for best temperature compensation performance, although the user may override this preset value if so desired.

The ALPHAH register should only be changed while the TSE (Temp Sense Enable) bit is "0".

User Registers (Accessed by Using Slave Address 1010111x)

Addresses [00h to 7Fh]

These registers are 128 bytes of battery-backed user SRAM. The separate I²C slave address must be used to read and write to these registers.

I²C Serial Interface

The ISL12020M supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL12020M operates as a slave device in all applications.

All communication over the I²C interface is conducted by sending the MSB of each byte of data first.

Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 16). On power-up of the ISL12020M, the SDA pin is in the input mode.




FIGURE 16. VALID DATA CHANGES, START AND STOP CONDITIONS




FIGURE 17. ACKNOWLEDGE RESPONSE FROM RECEIVER






FIGURE 18. BYTE WRITE SEQUENCE (SLAVE ADDRESS FOR CSR SHOWN)

All I²C interface operations must begin with a START condition, which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The ISL12020M continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 16). A START condition is ignored during the power-up sequence.

All I²C interface operations must be terminated by a STOP condition, which is a LOW-to-HIGH transition of SDA while SCL is HIGH (see Figure 16). A STOP condition at the end of a read operation or at the end of a write operation to memory only places the device in its standby mode.

An acknowledge (ACK) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 17).

The ISL12020M responds with an ACK after recognition of a START condition followed by a valid Identification Byte and once again, after successful receipt of an Address Byte. The ISL12020M also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

Device Addressing


Following a start condition, the master must output a Slave Address Byte. The 7 MSBs are the device identifiers. These bits are "1101111" for the RTC registers and "1010111" for the User SRAM.

The last bit of the Slave Address Byte defines a read or write operation to be performed. When this R/\overline{W} bit is a "1", a read operation is selected. A "0" selects a write operation (refer to Figure 19).

After loading the entire Slave Address Byte from the SDA bus, the ISL12020M compares the device identifier and device select bits with "1101111" or "1010111". Upon a correct compare, the device outputs an acknowledge on the SDA line.

Following the Slave Byte is a one byte word address. The word address is either supplied by the master device or obtained from an internal counter. On power-up, the internal address counter is set to address 00h, so a current address read starts at address 00h. When required, as part of a random read, the master must supply the **1** Word Address Bytes, as shown in Figure 20.

In a random read operation, the slave byte in the "dummy write" portion must match the slave byte in the "read" section. For a random read of the Control/Status Registers, the slave byte must be "11011111x" in both places.





Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte and a STOP condition. After each of the three bytes, the ISL12020M responds with an ACK. At this time, the I^2C interface enters a standby state.

Read Operation

A Read operation consists of a three byte instruction, followed by one or more Data Bytes (see Figure 20). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/\overline{W} bit set to "0", an Address Byte, a second START and a second Identification byte with the R/\overline{W} bit set to "1". After each of the three bytes, the ISL12020M responds with an ACK. Then the ISL12020M transmits Data Bytes as long as the master responds with an ACK during the SCL cycle following the eighth bit of each byte. The master terminates the read operation (issuing a STOP condition) following the last bit of the last Data Byte (see Figure 20).

The Data Bytes are from the memory location indicated by an internal pointer. This pointer's initial value is determined by the Address Byte in the Read operation instruction and increments by one during transmission of each Data Byte. After reaching the memory location 2Fh, the pointer "rolls over" to 00h and the device continues to output data for each ACK received.






FIGURE 20. READ SEQUENCE (CSR SLAVE ADDRESS SHOWN)

Application Section

Power Supply Considerations

The ISL12022M contains programmed EEPROM registers which are recalled to volatile RAM registers during initial power-up. These registers contain DC voltage, frequency and temperature calibration settings. Initial power-up can be either application of V_{BAT} or V_{DD} power, whichever is first. It is important that the initial power-up meet the power supply slew rate specification to avoid faulty EEPROM power-up recall. Also, any glitches or low voltage DC pauses should be avoided, as these may activate recall at a low voltage and load erroneous data into the calibration registers. Note that a very slow V_{DD} ramp rate (outside data sheet limits) will almost always trigger erroneous recall and should be avoided entirely.

Battery-Backup Details

The ISL12020M has automatic switchover to battery-backup when the V_{DD} drops below the V_{BAT} mode threshold. A wide variety of backup sources can be used, including standard and rechargeable lithium, Super Capacitors, or regulated secondary sources. The serial interface is disabled in battery-backup, while the oscillator and RTC registers are operational. The SRAM register contents are powered to preserve their contents as well.

The input voltage range for VBAT is 1.8V to 5.5V, but keep in mind the temperature compensation only operates for $V_{BAT} > 2.7V$. Note that the device is not guaranteed to operate with a $V_{BAT} < 1.8V$, so the battery should be changed before discharging to that level. It is strongly advised to monitor the low battery indicators in the status registers and take action to replace discharged batteries.

If a Super Capacitor is used, it is possible that it may discharge to below 1.8V during prolonged power-down. Once powered up, the device may lose serial bus communications until both V_{DD} and V_{BAT} are powered down together. To avoid that situation, including situations where a battery may discharge deeply, the circuit in Figure 21 can be used.

The diode, D_{BAT}, will add a small drop to the battery voltage but will protect the circuit should battery voltage drop below 1.8V. The jumper is added as a safeguard should the battery ever need to be disconnect from the circuit.




FIGURE 21. SUGGESTED BATTERY-BACKUP CIRCUIT

The V_{DD} negative slew rate should be limited to below the data sheet spec (10V/ms) otherwise battery switchover can be delayed, resulting in SRAM contents corruption and oscillator operation interruption.

Some applications will require separate supplies for the RTC V_{DD} and the I²C pullups. This is not advised, as it may compromise the operation of the I²C bus. For applications that do require serial bus communication with the RTC V_{DD} powered down, the SDA pin must be pulled low during the time the RTC V_{DD} ramps down to OV. Otherwise, the device may lose serial bus communications once V_{DD} is powered up and will return to normal operation ONLY once V_{DD} and V_{BAT} are both powered down together.

Layout Considerations

The ISL12020M contains a quarts crystal and requires special handling during PC board assembly. Excessive shock and vibrations should be avoided. Ultrasound cleaning is not advisable. See <u>Note 7</u> on <u>page 6</u> in the electrical specifications table pertaining to solder reflow effects on oscillator accuracy.

The crystal pins X1 and X2 have a very high impedance and oscillator circuits operating at low frequencies (such as 32.768kHz) are known to pick up noise very easily if layout precautions are not followed. Most instances of erratic clocking or large accuracy errors can be traced to the susceptibility of the oscillator circuit to interference from adjacent high speed clock or data lines. Careful layout of the RTC circuit will avoid noise pickup and insure accurate clocking.



Figure 22 shows a suggested layout for the ISL12020M device. Three main precautions should be followed:

- 1. Do not run the serial bus lines or any high speed logic lines in the vicinity of the X1 and X2 pins. These logic level lines can induce noise in the oscillator circuit, causing misclocking.
- 2. Add a ground trace around the device with one end terminated at the chip ground. This guard ring will provide termination for emitted noise in the vicinity of the RTC device.
- 3. Do not run a ground or power plane immediately under the RTC. This will add capacitance to the X1/X2 pins and change the trimmed frequency of the oscillator. Instead, try to leave a gap in any planes under the RTC device.




FIGURE 22. SUGGESTED LAYOUT FOR ISL12020M

The best way to run clock lines around the RTC is to stay outside of the ground ring by at least a few millimeters. Also, use the V_{BAT} and V_{DD} as guard ring lines as well, they can isolate clock lines from the X1 and X2 pins. In addition, if the \overline{IRQ}/F_{OUT} pin is used as a clock, it should be routed away from the RTC device as well.

Measuring Oscillator Accuracy

The best way to analyze the ISL12020M frequency accuracy is to set the \overline{IRQ}/F_{OUT} pin for a specific frequency and look at the output of that pin on a high accuracy frequency counter (at least 7 digits accuracy). Note that the \overline{IRQ}/F_{OUT} is an drain output and will require a pull-up resistor.

Using the 1.0Hz output frequency is the most convenient as the ppm error is just as shown in Equation 7:

ppm error =
$$(F_{OUT} - 1) \times 1e6$$
 (EQ. 7)

Other frequencies may be used for measurement but the error calculation becomes more complex.

When the proper layout guidelines above are observed, the oscillator should start-up in most circuits in less than one second. When testing RTC circuits, a common impulse is to apply a scope probe to the circuit at the X2 pin (oscillator output) and observe the waveform. DO NOT DO THIS! Although in some cases you may see a usable waveform, due to the parasitics (usually 10pF to ground) applied with the scope probe, there will be no useful information in that waveform other than the fact that the circuit is oscillating. The X2 output is sensitive to capacitive impedance so the voltage levels and the frequency will be affected by the

parasitic elements in the scope probe. Use the ${\rm F}_{\rm OUT}$ output and a frequency counter for the most accurate results.

Temperature Compensation Operation

The ISL12020M temperature compensation feature needs to be enabled by the user. This must be done in a specific order as follows:

- 1. Read register ODh, the BETA register. This register contains the 5-bit BETA trimmed value, which is automatically loaded on initial power-up. Mask off the 5LSB's of the value just read.
- Bit 7 of the BETA register is the master enable control for temperature sense operation. Set this to "1" to allow continuous temperature frequency correction. Frequency correction will then happen every 60s with V_{DD} applied.
- 3. Bits 5 and 6 of the BETA register control temperature compensation in battery-backup mode (see <u>Table 16 on page 21</u>). Set the values for the operation desired.
- 4. Write back to register 0Dh making sure not to change the 5 LSB values and include the desired compensation control bits.

Note that every time the BETA register is written with the TSE bit = 1, a temperature compensation cycle is instigated and a new correction value will be loaded into the FATR/FDTR registers (if the temperature changed since the last conversion).

Also note that registers OBh and OCh, the ITRO and ALPHA registers, should not be changed. If they must be written be sure to write the same values that are recalled from initial power-up. The ITRO register may be written if the user wishes to recalibrate the oscillator frequency at room temperature for aging or board mounting. The original recalled value can be rewritten if desired after testing.

Daylight Savings Time (DST) Example

DST involves setting the forward and back times and allowing the RTC device to automatically advance the time or set the time back. This can be done for current year and future years. Many regions have DST rules that use standard months, weeks and time of the day, which permit a preprogrammed, permanent setting.

An example setup for the ISL12020M is in Table 29.

TABLE 29. DST EXAMPLE

VARIABLE	VALUE	REGISTER	VALUE
Month Forward and DST Enable	April	15h	84h
Week and Day Forward and select Day/Week, not Date	1st Week and Sunday	16h	48h
Date Forward	not used	17h	00h
Hour Forward	2am	18h	02h
Month Reverse	October	19h	10h
Week and Day Reverse and select Day/Week, not Date	Last Week and Sunday	1Ah	78h
Date Reverse	not used	1Bh	00h

FN6667 Rev 6.00 January 9, 2015



TABLE 29. DST EXAMPLE (Continued)

VARIABLE	VALUE	REGISTER	VALUE
Hour Reverse	2am	1Ch	02h

The Enable bit (DSTE) is in the Month forward register, so the BCD value for that register is altered with the additional bit. The Week and Day values along with Week/Day vs Date select bit is in the Week/Day register, so that value is also not straight BCD. Hour and Month are normal BCD, but the Hour doesn't use the MIL bit since Military time PM values are already discretely different from AM/PM time PM values. The DST reverse setting utilizes the option to select the last week of the month for October, which could have 4 or 5 weeks but needs to have the time change on the last Sunday.

Note that the DSTADJ bit in the status register monitors whether the DST forward adjustment has happened. When it is "1", DST forward has taken place. When it is "0", then either DST reverse has happened, or it has been reset either by initial power-up or if the DSTE bit has been set to "0".

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
January 9, 2015	FN6667.6	Updated datasheet applying Intersil's new standards. On page 1, added bullet (AN1389) to the Related Literature section. Updated the temperature range from "-40°C to +85°C" to "0°C to +85°C" on page 1 in paragraph 1, on page 5 in the Pin Descriptions table for X2 and X1 pins and on page 11 in paragraph 1. On page 7, updated △Fout _T by the following: added "0°C to +85°C" to the test conditions added "-30°C to +85°C" and "-40°C to +85°C" rows Updated Products verbiage to About Intersil verbiage.
October 28, 2011	FN6667.5	 On page 1, corrected Figure 1, Typical Application Circuit to show that pin 6/15 are not connected to ground. On page 4, Ordering Information, added ISL12020MIRZ-EVALZ evaluation board. On page 5, Pin Descriptions, added Ground pin row, separated VDD pin. Bolded No Connection for the Therma Pad. On page 6, Absolute Maximum Ratings, added shock, vibration. On page 6, for IDD1 at 3V/5V limits, changed MAX from 7/6µA to 15/14µA. On page 7, added V_{DDSR+} as typical, with Note 17. On page 8, added Note 17 for V_{DDSR+} On page 16, under Oscillator Fail Bit, changed text to: "Oscillator Fail Bit indicates that the oscillator has failed The oscillator frequency is either zero or very far from the desired 32.768kHz due to failure, PC board contamination or mechanical issues." On page 16, under Daylight Savings Time Change Bit, removed "DSTADJ can be set to "1" for instances where the RTC device is initialized during the DST Forward period." Added "It is read-only and cannot be written. Setting time during a DST forward period will not set this bit to "1"." On page 22, Table 19, changed FDTR column head from <2:0> to <4:0>. On page 28, added Power Supply Considerations section.
April 23, 2010		Added "Latch-up (Tested per JESD-78B; Class 2, Level A) 100mA or 1.5 * VMAX Input" on page 6 Added "Maximum Junction Temperature +85°C" on page 6 Added "" on page 1 Added "Thermal Pad" description to "Pin Descriptions" on page 5. Added "Thermal Pad" label to "Pin Configuration" on page 5. Added cross references to page numbers in "Revision History". Updated Package Outline Drawing on page 34 to most recent revision. Changes were as follows: Revised note 8 from: "Soldering required to PCB for X1 and X2 pads each on a separate floating metal (GRN)." to: "Soldering required to PCB for X1 and X2 pads to separate and non-connected metal pads." Changed Note 2 from: "These Intersil plastic packaged products employ special material sets, molding compounds and 100% matter tin plate plus anneal (e3) termination finish. These products do contain Pb but they are RoHS compliant by exemption 7 (lead in high melt temp solder for internal connections) and exemption 5 (lead in piezoelectric elements)" to: "These Intersil plastic packaged products employ special material sets, molding compounds and 100% matter tin plate plus anneal (e3) termination finish. These products do contain Pb but they are RoHS compliant by exemption 7 (lead in high melt temp solder for internal connections) and exemption 5 (lead in piezoelectric elements)" to:



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. (Continued)

DATE	REVISION	CHANGE
February 11, 2010	FN6667.4	Updated Note 2 in Ordering Information table from "These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020." to "These Intersil plastic packaged products employ special material sets, molding compounds and 100% matte tin plate plus anneal (e3) termination finish. These products do contair Pb but they are RoHS compliant by exemption 7 (lead in high melt temp solder for internal connections) and exemption 5 (lead in piezoelectric elements). These Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free peak reflow temperatures that meet or exceed the Pb-free plastic packaged products employ special material sets, molding compounds and 100% matte tin plate plus anneal (e3) termination finish. These products do contair Pb but they are RoHS compliant by exemption 7 (lead in high melt temp solder for internal connections) and exemption 5 (lead in piezoelectric elements). These Intersil RoHS compliant products are compatible with both SnPb and Pb-free soldering operations. These Intersil RoHS compliant products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020."
		Changed "Pb-Free" in page 1 "Features" and page 4 "Ordering Information" to "RoHS Compliant"
October 22, 2009		Converted to New Intersil Template - Matched front page to match ISL12022M with the exception of pinout change from SOIC to DFN. Updated ordering information by numbering all notes, setting up links, added MSL (Moisture Sensitivity Level) note. Updated word "Pinout" to "Pin Configuration". Pin Descriptions updated by adding descriptive text taken from page 9. Deleted Text Pin Descriptions that were on page 9. Changed Therma information from "Tja 85, Tjc 3" To "Tja 40, Tjc 3.5" to match ASYD in Intrepid. Pb-free reflow link now shown ir blue. Updated Notes in Electrical Spec Tables to follow flow of numbers when referenced. Added "boldface limits" text in Electrical Spec Conditions to indicate Min and Max over-temp. Bolded all over-temp Min and Max values. Added Revision History and Products information with links. Updated POD from Rev0 to Rev1 to match Intrepid. Added Table of Contents.
July 24, 2009	FN6667.3	Page 1: in the Features section, corrected typo in the second bullet from: 20 Ld DFN Package (for SOIC package see ISL12020M) To:20 Ld DFN Package (for SOIC package see ISL12022M) No rev, no date change, no formal review necessary
June 22, 2009		Changes in Word document attached in Intrepid. http://intranet.intrepid.intersil.com/Windchill/servlet/WindchillAuthGW/wt.content.ContentHttp/viewConter /12020M.doc?u8&HttpOperationItem=wt.content.ApplicationData%3A120896672&ContentHolder=ext.isil.p art.mcol.MC0L%3A120896665
January 15, 2009	FN6667.2	Added text and equations for Ibat for temp sense ON and for relative accuracy for 1m vs 10m interval Added text clarifying that no compensation at Vbat<2.7V Revised entire "DAYLIGHT SAVING TIME CHANGE BIT (DSTADJ)" on page 16 Added Application Example for DST - "Daylight Savings Time (DST) Example" on page 29 Added requirement for Vbat>1.8V in Vbat note. Added apps circuit to survive Vbat<1.8V Corrected all occurrences of Alpha tables Bolded and shaded the COMPENSATION registers in Table 1 to indicate they are not to be overwritten. Also bolded an advisory in the register sections. Fixed blank bits in register tables and in text. Register Table 1: Change default values for compensation to xx's, they are different with each device. Added statement to Apps section on crystal handling (in "Layout Considerations" on page 28.) Applied Intersii standards as follows: Updated lead finish note in "Ordering Information", added Theta JC note for thermal resistance, updated over-temp note in Electrical Specification tables, numbered equations that wern not initially, updated POD to latest version, which includes following edits: Note 6 revised from "Soldering required to PCB for X1 and X2 pads each on a separate floating metal (GRN)."tu "The X1 and X2 pads need to be soldered down to the PCB on separate and electrically isolated land pads." Minor dimensions included based on customer input and laid out in new format. On page 3: Remove DeItaATLSB spec On page 7: Hysteresis spec - Remove Min and set Typ to 0.05 x VDD on page 8: tHD:DAT - Change Min from 0 to 20 On page 14: For Table 1, yellow shaded and bolded XTO and ALPHAH registers On page 20: Changed "BETAVALUES" to "BETA VALUES" On page 20: Changed "BETAVALUES" to "BETA VALUES" On page 20: Changed "BETAVALUES" to "BETA VALUES" On page 26: Changed "Itte for Table 28 from "ALPHA REGISTER" to "ALPHA HOT REGISTER" On Page 16: Under "Initial AT and DT setting Register (ITRO)" on page 18, changed range value from 62.6ppm



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. (Continued)

DATE	REVISION	CHANGE
March 28, 2008	FN6667.1	Removed Min and Max limits for "Oscillator Initial Accuracy" on page 6. Added Typ of ± 2 , Replaced Note 11 (Parts are 100% tested at ± 25 °C. Temperature limits established by characterization and are not production tested.) with Note 9 (Limits should be considered typical and are not production tested).
February 27, 2008	FN6667.0	Initial Release to web

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2008-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN6667 Rev 6.00 January 9, 2015



Package Outline Drawing

L20.5.5x4.0

20 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 9/09



NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal $\pm\,0.05$ Angular $\pm 2^\circ$
- 4. Dimension applies to the metallized terminal and is measured between 0.015mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.
- 7. No other electrical connection allowed under backside of X1 or X2 areas.
- 8. Soldering required to PCB for X1 and X2 pads to separate and non-connected metal pads.

