

ISL28156

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET

FN6154 Rev 6.00 January 16, 2014

39µA Micropower Precision Rail-to-Rail Input-Output (RRIO) Low Input Bias Current Op Amp

The ISL28156 is a micropower precision operational amplifier optimized for single supply operation at 5V and can be operated down to 2.4V.

This device features an Input Range Enhancement Circuit (IREC), which enables it to maintain CMRR performance for input voltages greater than the positive supply. The input signal is capable of swinging 0.5V above a 5.0V supply (0.25V for a 2.5V supply) and to within 10mV from ground. The output operation is rail-to-rail.

The 1/f corner of the voltage noise spectrum is at 1kHz. This results in low frequency noise performance, which can only be found on devices with an order of magnitude higher than the supply current.

The ISL28156 can be operated from one lithium cell or two Ni-Cd batteries. The input range includes both positive and negative rail. The output swings to both rails.

Ordering Information

| PART NUMBER (Note 2) | PART MARKING | PACKAGE (Pb-free) | PKG. DWG. # |
|-----------------------------------|------------------|----------------------|----------------|
| ISL28156FHZ-T7 (Note 1) | GABV (Note3) | 6 Ld SOT-23 | P6.064A |
| ISL28156FBZ | 28156 FBZ | 8 Ld SOIC | M8.15E |
| ISL28156FBZ-T7 28156 FBZ (Note 1) | | 8 Ld SOIC | M8.15E |
| ISL28156EVAL1Z | Evaluation Board | | |

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. The part marking is located on the bottom of the parts.


Features


- · 39µA typical supply current
- · 5nA max input bias current
- 250kHz gain bandwidth product (A_V = 1)
- · 2.4V to 5.5V single supply voltage range
- · Rail-to-rail input and output
- · Enable pin
- · Pb-free (RoHS compliant)

Applications

- · Battery- or solar-powered systems
- · 4mA to 20mA current loops
- · Handheld consumer products
- · Medical devices
- · Sensor amplifiers
- · ADC buffers
- · DAC output amplifiers

Pinouts





Absolute Maximum Ratings (T_A = +25°C)

| Supply Voltage | 5.5V |
|----------------------------------|--------------|
| Supply Turn On Voltage Slew Rate | 1V/µs |
| Differential Input Current | 5mA |
| Differential Input Voltage | 0.5V |
| Input Voltage | to V+ + 0.5V |
| ESD Rating | |
| Human Body Model | 3kV |
| Machine Model | 300V |

Thermal Information

| Thermal Resistance | θ _{JA} (°C/W) |
|--|------------------------|
| 6 Ld SOT-23 Package (Note 4) | 230 |
| 6 Ld SOIC Package | |
| Output Short-Circuit Duration | |
| Ambient Operating Temperature Range40 | °C to +125°C |
| Storage Temperature Range65 | °C to +150°C |
| Operating Junction Temperature | +125°C |
| Pb-Free Reflow Profile | ee link below |
| http://www.intersil.com/pbfree/Pb-FreeReflow.asp | |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE

4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $T_{A} = +25^{\circ}C$ unless otherwise specified. **Boldface limits apply over the operating temperature range, -40°C to +125°C.** Temperature data established by characterization.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 5) | TYP | MAX (Note 5) | UNIT |
|----------------------------------|-----------------------------------|---|-----------------|-------|-----------------|--------|
| V _{OS} | Input Offset Voltage | 8 Ld SOIC | -120 | -7 | 120 | μV |
| | | | -200 | | 250 | |
| | | 6 Ld SOT-23 | -400 | -7 | 400 | μV |
| | | | -450 | | 450 | |
| $\frac{\Delta V_{OS}}{\Delta T}$ | Input Offset Drive vs Temperature | | | 1.5 | | μV/°C |
| I _{OS} | Input Offset Current | | -1.5 | 0.34 | 1.2 | nA |
| | | | -5 | | 2.5 | |
| I _B | Input Bias Current | | -2 | 1.14 | 5 | nA |
| | | | -3.5 | | 5 | |
| E _N | Input Noise Voltage Density | F _O = 1kHz | | 46 | | nV/√Hz |
| I _N | Input Noise Current Density | F _O = 1kHz | | 0.14 | | pA/√Hz |
| CMIR | Input Common-Mode Voltage Range | | 0 | | 5 | V |
| CMRR | Common-Mode Rejection Ratio | V _{CM} = 0V to 5V | 80 | 110 | | dB |
| | | | 75 | | | |
| PSRR | Power Supply Rejection Ratio | V _S = 2.4V to 5V | 90 | 104 | | dB |
| | | | 75 | | | |
| A _{VOL} | Large Signal Voltage Gain | V_{O} = 0.5V to 4.5V, R_{L} = 100k Ω | 200 | 412 | | V/mV |
| | | | 175 | | | |
| | | V_O = 0.5V to 4.5V, R_L = 1k Ω | 35 | 70 | | V/mV |
| | | | 30 | | | |
| V _{OUT} | Maximum Output Voltage Swing | Output low, $R_L = 100k\Omega$ | | 3 | 6 | mV |
| | | | | | 8 | |
| | | Output low, $R_L = 1k\Omega$ | | 130 | 150 | mV |
| | | | | | 200 | |
| | | Output high, $R_L = 100k\Omega$ | 4.992 | 4.985 | | V |
| | | | 4.99 | | | |
| | | Output high, $R_L = 1k\Omega$ | 4.85 | 4.88 | | V |
| | | | 4.8 | | | |



Electrical Specifications $V_{+} = 5V$, $V_{-} = 0V$, $V_{CM} = 2.5V$, $T_{A} = +25^{\circ}C$ unless otherwise specified. **Boldface limits apply over the operating temperature range**, -40°C to +125°C. Temperature data established by characterization. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 5) | TYP | MAX (Note 5) | UNIT |
|---------------------|---------------------------------------|---|-----------------|------|-----------------|------|
| SR | Slew Rate | | | 0.05 | | V/µs |
| GBW | Gain Bandwidth Product | A _V = 1 | | 250 | | kHz |
| I _{S,ON} | Supply Current, Enabled | | 29 | 39 | 47 | μΑ |
| | | | 18 | | 56 | |
| I _{S,OFF} | Supply Current, Disabled | | | 10 | 14 | μΑ |
| | | | | | 16 | |
| l _O + | Short-Circuit Output Current | $R_L = 10\Omega$ | 28 | 31 | | mA |
| | | | 23 | | | |
| I _O - | Short-Circuit Output Current | $R_L = 10\Omega$ | 24 | 26 | | mA |
| | | | 18 | | | |
| V _{SUPPLY} | Supply Operating Range | Guaranteed by PSRR test | 2.4 | | 5 | V |
| V _{ENH} | Enable Pin High Level | | 2 | | | V |
| V _{ENL} | Enable Pin Low Level | | | | 0.8 | V |
| I _{ENH} | Enable Pin Input Current | V _{EN} = 5V | | 1 | 1.2 | μΑ |
| | | | | | 1.2 | |
| I _{ENL} E | Enable Pin Input Current | V _{EN} = 0V | | 16 | 25 | nA |
| | | | | | 30 | |
| t _{EN} | Enable to Output On-state Delay Time | V _{OUT} = 1V (enable state); V _{EN} = High-to-Low | | 10.8 | | μs |
| t _{EN} | Enable to Output Off-state Delay Time | V _{OUT} = 0V (disabled state); V _{EN} = Low-to- High | | 0.1 | | μs |

NOTE:

^{5.} Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 1. GAIN vs FREQUENCY vs RL




FIGURE 3. CLOSED LOOP GAIN vs FREQUENCY




FIGURE 5. GAIN vs FREQUENCY vs V_{OUT}




FIGURE 2. GAIN vs FREQUENCY vs CL




FIGURE 4. GAIN vs FREQUENCY vs VS




FIGURE 6. GAIN vs FREQUENCY vs V_{OUT}




FIGURE 7. GAIN vs FREQUENCY vs V_{OUT}




FIGURE 8. CMRR vs FREQUENCY




FIGURE 9. PSRR vs FREQUENCY, V_S = 2.4V




FIGURE 11. INPUT VOLTAGE NOISE vs FREQUENCY




FIGURE 10. PSRR vs FREQUENCY, V_S = 5V




FIGURE 12. INPUT CURRENT NOISE vs FREQUENCY




FIGURE 13. 1Hz TO 10Hz INPUT NOISE




FIGURE 14. SMALL SIGNAL STEP RESPONSE




FIGURE 15. LARGE SIGNAL STEP RESPONSE




FIGURE 17. SUPPLY CURRENT ENABLED vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 16. ENABLE TO OUTPUT DELAY




FIGURE 18. SUPPLY CURRENT DISABLED vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 19. VIO SO8 PACKAGE vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 20. VIO SO8 PACKAGE vs TEMPERATURE V_S = ±1.2V




FIGURE 21. VIO SOT-23 PACKAGE vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 23. I_{BIAS+} vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 22. VIO SOT-23 PACKAGE vs TEMPERATURE $V_S = \pm 1.2V$




FIGURE 24. I_{BIAS} vs TEMPERATURE $V_S = \pm 2.5V$




FIGURE 25. I_{BIAS+} vs TEMPERATURE $V_S = \pm 1.5V$




FIGURE 27. I_{OS} vs TEMPERATURE $V_S = \pm 2.5 V$




FIGURE 29. CMRR vs TEMPERATURE V+ = ±2.5V, ±1.5V




FIGURE 26. I_{BIAS} vs TEMPERATURE $V_S = \pm 1.2V$




FIGURE 28. I_{OS} vs TEMPERATURE $V_S = \pm 1.5V$




FIGURE 30. PSRR vs TEMPERATURE ±1.2V to ±2.5V




FIGURE 31. V_{OUT} HIGH vs TEMPERATURE V_{S} = ±2.5V, R_{L} = 1k




FIGURE 32. V_{OUT} HIGH V_{S} = ±2.5V, R_{L} = 100k




FIGURE 33. V_{OUT} LOW $V_{S} = \pm 2.5V$, $R_{L} = 1k$




FIGURE 34. V_{OUT} LOW $V_{S} = \pm 2.5V$, $R_{L} = 100k$

Pin Descriptions

| ISL28156 (6 Ld SOT-23) | ISL28156 (8 Ld SOIC) | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
|---------------------------|-------------------------|----------|---------------------|----------------------|
| | 1, 5 | NC | Not connected | |
| 4 | 2 | IN- | Inverting input | IN- IN+ V- Circuit 1 |
| 3 | 3 | IN+ | Non-inverting input | (See Circuit 1) |
| 2 | 4 | V- | Negative supply | |
| 1 | 6 | OUT | Output | V+ OUT Circuit 2 |
| 6 | 7 | V+ | Positive supply | |
| 5 | 8 | ENABLE | Chip enable | CE D V- |
| | | | | CE Circuit 3 |

© Copyright Intersil Americas LLC 2006-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Applications Information

Introduction

The ISL28156 is a BiMOS rail-to-rail input, output (RRIO) operational amplifier with an enable feature. The device is designed to operate from single supply (2.4V to 5.0V) or dual supplies ($\pm 1.2V$ to $\pm 2.5V$) while drawing only 39 μ A of supply current. This combination of low power and precision performance makes this device suitable for a variety of low power applications including battery powered systems.

Rail-to-Rail Input/Output

This device features bi-polar inputs, which have an input common mode range that extends up to 0.5V beyond the V+ rail, and to within 10mV of the V- rail. The CMOS outputs typically swing to within about 4mV of the supply rails with a $100 k\Omega$ load. The NMOS sinks current to swing the output in the negative direction. The PMOS sources current to swing the output in the positive direction.

Input Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. They also contain back-to-back diodes across the input terminals. For applications where the input differential voltage is expected to exceed 0.5V, external series resistors must be used to ensure the input currents never exceed 5mA (Figure 35).




FIGURE 35. INPUT CURRENT LIMITING

Enable/Disable Feature

The ISL28156 offers an \overline{EN} pin that disables the device when pulled up to at least 2.0V. In the disabled state (output in a high impedance state), the part consumes typically $10\mu A$. By disabling the part, multiple ISL28156 parts can be connected together as a MUX. In this configuration, the outputs are tied together in parallel and a channel can be selected by the \overline{EN} pin. The \overline{EN} pin also has an internal pull-down. If left open, the \overline{EN} pin will pull to the negative rail and the device will be enabled by default.

The loading effects of the feedback resistors of the disabled amplifier must be considered when multiple amplifier outputs are connected together.

Current Limiting

This device has no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

Power Dissipation

It is possible to exceed the +125°C maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} x PD_{MAXTOTAL})$$
 (EQ. 1)

where:

 P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})

PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = 2*V_{S} \times I_{SMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}}$$
(EQ. 2)


where:


- T_{MAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Supply voltage
- I_{MAX} = Maximum supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_I = Load resistance

Package Outline Drawing


P6.064A


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10






END VIEW









NOTES:


- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


Package Outline Drawing


M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09











NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal $\pm\,0.05$
- Dimension does not include interlead flash or protrusions.
 Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.