Page 1 of 16



# ISL3280E, ISL3281E, ISL3282E, ISL3283E, ISL3284E, ISL3285E

FN6543 Rev 4.00 July 27, 2015

The Intersil ISL3280E, ISL3281E, ISL3282E, ISL3283E, ISL3284E, ISL3285E are  $\pm 16.5 \mathrm{kV}$  IEC61000 ESD Protected, 3.0V to 5.5V powered, single receivers that meet both the RS-485 and RS-422 standards for balanced communication. These receivers have very low bus currents (+125µA/-100µA), so they present a true "1/8 unit load" to the RS-485 bus. This allows up to 256 receivers on the network without violating the RS-485 specification's 32 unit load maximum and without using repeaters.

Receiver inputs feature a "Full Fail-Safe" design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or terminated but undriven.

The ISL3280E and ISL3284E feature an always enabled Rx; the ISL3281E and ISL3285E feature an active high Rx enable pin and the ISL3282E and ISL3283E include an active low enable pin. All versions are offered in Industrial and Extended Industrial (-40  $^{\circ}$ C to +125  $^{\circ}$ C) temperature ranges.

A 26% smaller footprint is available with the ISL3282E and ISL3285E TDFN package. These devices, plus the ISL3284E, also feature a logic supply pin ( $V_L$ ) that sets the  $V_{OH}$  level of the RO output (and the switching points of the RE/RE input) to be compatible with another supply voltage in mixed voltage systems.

For companion single RS-485 transmitters in micro packages, please see the <u>ISL3293E</u> datasheet.

## **Features**

- IEC61000 ESD protection on RS-485 inputs . . . . ±16.5kV
   Class 3 ESD level on all other pins. . . . . . >5kV HBM
- Pb-free (RoHS compliant)
- Specified for +125°C operation
- Logic supply pin (V<sub>L</sub>) eases operation in mixed supply systems (ISL3282E, ISL3284E, ISL3285E only)
- Full fail-safe (open, short, terminated/undriven)
- True 1/8 unit load allows up to 256 devices on the bus
- High data rates..... up to 20Mbps
- Low quiescent supply current...... 500 $\mu A$  (max)
  - Very low shutdown supply current . . . . . . . . . 20µA (max)
- -7V to +12V common mode input voltage range
- Tri-statable Rx available (active low or high EN input)
- 5V tolerant logic inputs when VCC ≤ 5V


## **Applications**


- · Clock distribution
- · High node count systems
- · Space constrained systems
- · Security camera networks
- · Building environmental control/lighting systems
- · Industrial/process control networks

#### **TABLE 1. SUMMARY OF FEATURES**

PART NUMBER	FUNCTION	DATA RATE (Mbps)	# DEVICES ON BUS	RX ENABLE?	V <sub>L</sub> PIN?	QUIESCENTICC (µA)	LOW POWER SHUTDOWN?	LEAD COUNT
ISL3280E	1 Rx	20	256	NO	NO	350	NO	5-S0T
ISL3281E	1 Rx	20	256	ACTIVE HIGH	NO	350	YES	6-SOT
ISL3282E	1 Rx	20	256	ACTIVE LOW	YES	350	YES	8-TDFN
ISL3283E	1 Rx	20	256	ACTIVE LOW	NO	350	YES	6-SOT
ISL3284E	1 Rx	20	256	NO	YES	350	NO	6-SOT
ISL3285E (No longer available or supported)	1 Rx	20	256	ACTIVE HIGH	YES	350	YES	8-TDFN

# **Pin Configurations**





## **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING (Note 4)	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG.#
ISL3280EFHZ-T	280F	-40 to +125	5 Ld SOT-23	P5.064
ISL3280EIHZ-T	2801	-40 to +85	5 Ld SOT-23	P5.064
ISL3281EFHZ-T	281F	-40 to +125	6 Ld SOT-23	P6.064
ISL3281EIHZ-T	2811	-40 to +85	6 Ld SOT-23	P6.064
ISL3282EFRTZ-T	82F	-40 to +125	8 Ld TDFN	L8.2x3A
SL3282EIRTZ-T	821	-40 to +85	8 Ld TDFN	L8.2x3A
SL3283EFHZ-T	283F	-40 to +125	6 Ld SOT-23	P6.064
SL3283EIHZ-T	2831	-40 to +85	6 Ld SOT-23	P6.064
SL3284EFHZ-T	284F	-40 to +125	6 Ld SOT-23	P6.064
SL3284EIHZ-T	2841	-40 to +85	6 Ld SOT-23	P6.064
SL3285EFRTZ-T (No longer available or supported)	85F	-40 to +125	8 Ld TDFN	L8.2x3A
ISL3285EIRTZ-T (No longer available or supported)	851	-40 to +85	8 Ld TDFN	L8.2x3A

- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials and 100% matte tin
  plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free
  products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. Please refer to TB347 for details on reel specifications.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for <a href="ISL3280E">ISL3281E</a>, <a href="ISL3282E">ISL3283E</a>, <a href="ISL3283E">ISL3283E</a>, <a href="ISL3283E"
- 4. SOT-23 "PART MARKING" is branded on the bottom side.

## **Truth Table**

RECEIVING					
	INPUTS OUTPUT				
RE, RE	A - B	RO			
1, 0	≥ -0.05V	1			
1, 0	≤ -0.2V	0			
1, 0	Inputs Open/Shorted	1			
0, 1	X	High-Z*			

NOTE: \*Shutdown Mode, except for ISL3280E, ISL3284E

# **Pin Descriptions**

PIN NAME	FUNCTION
RO	Receiver output: If A - B ≥ -50mV, RO is high; If A - B ≤ -200mV, RO is low; RO = High if A and B are unconnected (floating) or shorted.
RE, RE	Receiver output enable. RO is enabled when RE/ $\overline{RE}$ is high / low; RO is high impedance when RE/ $\overline{RE}$ is low/high. If the Rx enable function is not used, connect $\overline{RE}$ directly to GND, or connect RE through a $1$ k $\Omega$ , or greater, resistor to $V_{CC}$ . $\overline{RE}$ /RE are internally pulled low/high.
GND	Ground connection. This is also the potential of the TDFN thermal pad.
Α	±16.5kV IEC61000 ESD protected RS-485, RS-422 level, noninverting receiver input.
В	±16.5kV IEC61000 ESD protected RS-485, RS-422 level, inverting receiver input.
v <sub>cc</sub>	System power supply input (3.0V to 5.5V). On devices with a V <sub>L</sub> pin powered from a separate supply, power-up V <sub>CC</sub> first.
V <sub>L</sub>	Logic-level supply, which sets the $V_{IL}/V_{IH}$ levels for the $\overline{RE}$ (ISL3282E only) and RE (ISL3285E only) pins and sets the $V_{OH}$ level of the RO output (ISL3282E, ISL3284E, ISL3285E only). If $V_L$ and $V_{CC}$ are different supplies, power-up this supply after $V_{CC}$ and keep $V_L \le V_{CC}$ .
NC	No Connection.

# **Typical Operating Circuits**




FIGURE 1. NETWORK WITH ENABLES

# Typical Operating Circuits (Continued)




FIGURE 2. NETWORK WITHOUT ENABLES




FIGURE 3. NETWORK WITH  $\mathbf{V}_{L}$  PIN FOR INTERFACE TO LOWER VOLTAGE LOGIC DEVICES

## **Absolute Maximum Ratings**

V <sub>CC</sub> to GND0.3V to 7V
$V_L$ to GND (ISL3282E, ISL3284E, ISL3285E Only)0.3V to (V_CC +0.3V)
Input Voltages
RE, RE0.3V to 7V
Input/Output Voltages
A, B8V to +13V
RO (Not ISL3282E, ISL3284E, ISL3285E)0.3V to (V <sub>CC</sub> +0.3V)
RO (ISL3282E, ISL3284E, ISL3285E)0.3V to (V <sub>L</sub> +0.3V)
Short-circuit Duration
RO Indefinite
ESD Rating See Specification Table

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}(^{\circ}C/W)$	θ <sub>JC</sub> (°C/W)
5 Ld SOT-23 Package (Note 5)	190	N/A
6 Ld SOT-23 Package (Note 5)	177	N/A
8 Ld TDFN Package (Notes 6, 7)	65	8
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-free Reflow Profile		see <u>TB493</u>

## **Operating Conditions**

Temperature Range	
F Suffix	40°C to +125°C
I Suffix	40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Test Conditions:  $V_{CC} = 3.0V$  to 5.5V;  $V_L = V_{CC}$  (ISL3282E, ISL3284E, ISL3285E only); Typicals are at  $T_A = +25^{\circ}C$  (Note 12); Unless Otherwise Specified (Note 8).

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 11)	TYP (Note 12)	MAX (Note 11)	UNIT
DC CHARACTERISTICS								
Input High Voltage (RE, RE)	V <sub>IH1</sub>	V <sub>L</sub> = V <sub>CC</sub> if ISL3282E, or	$V_{CC} \le 3.6V$	Full	2	-	-	٧
( <u>Notes 9</u> , <u>10</u> )	V <sub>IH2</sub>	ISL3285E	$V_{CC} \le 5.5V$	Full	2.4	-	-	٧
	V <sub>IH3</sub>	$2.7V \le V_L < 3.0V$	ISL3282E and	Full	1.7	-	-	٧
	V <sub>IH4</sub>	$2.3V \le V_L < 2.7V$	ISL3285E only	Full	1.6	-	-	٧
	V <sub>IH5</sub>	<b>1.6</b> V ≤ V <sub>L</sub> < <b>2.3</b> V		Full	0.72*V <sub>L</sub>	-	-	٧
	V <sub>IH6</sub>	$1.35V \le V_L \le 1.6V$		25	-	0.5*V <sub>L</sub>	-	٧
Input Low Voltage (RE, RE)	V <sub>IL1</sub>	V <sub>L</sub> = V <sub>CC</sub> if ISL3282E or ISL	.3285E	Full	-	-	0.7	٧
( <u>Notes 9</u> , <u>10</u> )	V <sub>IL2</sub>	$V_L \geq 2.7 V$	ISL3282E and ISL3285E only	Full	-	-	0.7	٧
	V <sub>IL3</sub>	$2.3\text{V} \leq \text{V}_{\text{L}} \leq 2.7\text{V}$		Full	-	-	0.6	٧
	V <sub>IL4</sub> 1.6V ≤ V <sub>L</sub> < 2.3V		Full	-	-	0.25*V <sub>L</sub>	٧	
	V <sub>IL5</sub>	$1.35V \le V_L < 1.6V$		25	-	0.33*V <sub>L</sub>	-	٧
Logic Input Current (Note 9)	I <sub>IN1</sub>	$RE = \overline{RE} = OV \text{ or } V_{CC}$		Full	-15	±9	15	μΑ
Input Current (A, B)	I <sub>IN2</sub>	V <sub>CC</sub> = 0V, 3.6V, or 5.5V	V <sub>IN</sub> = 12V	Full	-	80	125	μΑ
			$V_{IN} = -7V$	Full	-100	-50	-	μΑ
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		Full	-200	-125	-50	mV
Receiver Input Hysteresis	ΔV <sub>TH</sub>	V <sub>CM</sub> = 0V		25	-	15	-	m۷
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		Full	-	150	-	kΩ
Receiver Short-Circuit Current	I <sub>OSR</sub>	$ov \le v_0 \le v_{cc}$		Full	±7	±30	±85	mA
Receiver Output High Voltage	V <sub>OH1</sub>	I <sub>O</sub> = -3.5mA, V <sub>ID</sub> = -50mV ( ISL3284E, ISL3285E)	V <sub>L</sub> = V <sub>CC</sub> if ISL3282E,	Full	V <sub>CC</sub> - 0.4	-	-	V
	V <sub>OH2</sub>	$I_0 = -1mA, V_L \ge 1.6V$	ISL3282E,	Full	V <sub>L</sub> - 0.4	-	-	٧
	V <sub>OH3</sub>	$I_0 = -500\mu A, V_L = 1.5V$	ISL3284E and	Full	1.2	-	-	٧
	V <sub>OH4</sub>	$I_0 = -150\mu A, V_L = 1.35V$	ISL3285E only	Full	1.15	-	-	V
	V <sub>OH5</sub>	$I_0 = -100 \mu A, V_L \ge 1.35 V$		Full	V <sub>L</sub> - 0.1	-	-	٧




**Electrical Specifications** Test Conditions:  $V_{CC} = 3.0V$  to 5.5V;  $V_L = V_{CC}$  (ISL3282E, ISL3284E, ISL3285E only); Typicals are at  $T_A = +25^{\circ}C$  (Note 12); Unless Otherwise Specified (Note 8). (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 11)	TYP (Note 12)	MAX (Note 11)	UNIT
Receiver Output Low Voltage	eceiver Output Low Voltage $V_{OL1}$ $I_0$ = 4mA, $V_{ID}$ = -200mV, $V_L \ge$ 2.2V if ISL3282E, ISL3284E, ISL3285E		Full	-	0.2	0.4	V	
	$V_{OL2}$ $I_{O} = 2mA, V_{L} \ge 1.5V$ ISL3282E,	ISL3282E,	Full	-	0.2	0.4	٧	
	V <sub>OL3</sub>	I <sub>O</sub> = 1mA, V <sub>L</sub> ≥ 1.35V	ISL3284E and	Full	-	0.1	0.4	٧
	V <sub>OL4</sub>	$I_0 = 500 \mu A, V_L \ge 1.35 V$	ISL3285E only	25	-	0.1	-	٧
Three-state (high impedance) Receiver Output Current (Notes 9, 10)	I <sub>OZR</sub>	$ov \le v_o \le v_{cc}$		Full	-1	0.015	1	μΑ
SUPPLY CURRENT		1		-11				
No-Load Supply Current	Icc	$RE/\overline{RE} = V_{CC}/0V$		Full	-	400	500	μA
Shutdown Supply Current (Note 9)	I <sub>SHDN</sub>	RE/RE = OV/V <sub>CC</sub>		Full	-	-	20	μΑ
ESD PERFORMANCE	•							
RS-485 Pins (A, B)		IEC61000-4-2, Air-Gap Discha	arge Method	25	-	±16.5	-	kV
		IEC61000-4-2, Contact Disch	arge Method	25	-	±9	-	kV
		Human Body Model, from bus	s pins to GND	25	-	±16.5	-	kV
All Pins		HBM, per MIL-STD-883 Metho	od 3015	25	-	±5	-	kV
		ММ		25	-	±250	-	٧
RECEIVER SWITCHING CHARACT	TERISTICS			II.				
Maximum Data Rate	f <sub>MAX</sub>	V <sub>ID</sub> = ±2V, V <sub>CM</sub> = 0V ( <u>Figure 4</u> ( <u>Note 12</u> )	and <u>Table 2</u> )	Full	20	30, 24	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$V_{ID} = \pm 2V$ , $V_{CM} = 0V$ (Figure 4	<u>L</u> )	Full	20	36	60	ns
		V <sub>L</sub> ≥ <b>1.5</b> V ( <u>Figure 4</u> )	ISL3282E, ISL3284E and ISL3285E only	25	-	44	-	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SK1</sub>	V <sub>CC</sub> = 3.3V ±10% ( <u>Figure 4</u> )	V <sub>L</sub> = V <sub>CC</sub> if	Full	-	1	5.5	ns
	t <sub>SK2</sub>	V <sub>CC</sub> = 5V ±10% ( <u>Figure 4</u> )	ISL3282E, ISL3284E, or ISL3285E	Full	-	2	7.5	ns
	t <sub>SK3</sub>	V <sub>L</sub> ≥ <b>1.8V</b> ( <u>Figure 4</u> )	ISL3282E,	25	-	2	-	ns
	t <sub>SK4</sub>	V <sub>L</sub> = 1.5V ( <u>Figure 4</u> )	ISL3284E and ISL3285E only	25	-	4	-	ns
Receiver Enable to Output High	t <sub>ZH</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,	( <u>Note 12</u> )	Full	-	240, 90	500	ns
( <u>Note 9</u> )		SW = GND ( <u>Figure 5</u> )	$V_L \ge 1.5V (Note 12)$	25	-	250, 120	-	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,	( <u>Note 12</u> )	Full	-	240, 90	500	ns
( <u>Note 9</u> )		SW = V <sub>CC</sub> (Figure 5)	$V_L \ge 1.5V (Note 12)$	25	-	250, 120	-	ns
Receiver Disable from Output	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,		Full	-	10	20	ns
High (Note 9)		SW = GND ( <u>Figure 5</u> )	$V_L \ge 1.5V (Note 12)$	25	-	24, 20	-	ns
Receiver Disable from Output	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,		Full	-	10	20	ns
Low (Note 9)		$SW = V_{CC} (\underline{Figure 5})$	V <sub>L</sub> ≥ 1.5V ( <u>Note 12</u> )	25	-	24, 20	-	ns

- 8. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 9. Does not apply to the ISL3280E or ISL3284E.
- 10. If the Rx enable function isn't needed, connect the enable pin to the appropriate supply, as described in the "Pin Descriptions" table on page 4
- 11. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.
- 12. Typical values are at 3.3V, 5V. Parameters with a single entry in the "TYP" column apply to 3.3V and 5V.

## **Test Circuits and Waveforms**







FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	A	sw
t <sub>HZ</sub>	+1.5V	GND
t <sub>LZ</sub>	-1.5V	V <sub>CC</sub> OR V <sub>L</sub>
<sup>t</sup> zH	+1.5V	GND
t <sub>ZL</sub>	-1.5V	V <sub>CC</sub> OR V <sub>L</sub>




FIGURE 5A. TEST CIRCUIT

FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER ENABLE AND DISABLE TIMES (EXCEPT ISL3280E AND ISL3284E)

## **Application Information**

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus.

Another important advantage of RS-485 is the extended Common Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

#### **Receiver Features**

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is better than  $\pm 200$ mV, as required by the RS-422 and RS-485 specifications.

Receiver input resistance of  $96k\Omega$  surpasses the RS-422 specification of  $4k\Omega$  and is eight times the RS-485 "Unit Load (UL)" requirement of  $12k\Omega$  minimum. Thus, these products are known as "one-eighth UL" transceivers and there can be up to 256 of these devices on a network while still complying with the RS-485 loading specification.

Receiver inputs function with common mode voltages as great as +9V/-7V outside the power supplies (i.e., +12V and -7V), making them ideal for long networks where induced voltages and ground potential differences are realistic concerns.

All the receivers include a "full fail-safe" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated but undriven bus. Fail-safe with shorted inputs is achieved by setting the Rx upper switching point to -50mV, thereby ensuring that the Rx sees OV differential as a high input level.

All receivers easily support a 20Mbps data rate and all receiver outputs (except on the ISL3280E and ISL3284E) are tri-statable via the active low  $\overline{\text{RE}}$  input or by the active high RE input.

TABLE 2.  $V_{IH}$ ,  $V_{IL}$  AND DATA RATE vs  $V_L$  FOR  $V_{CC}$  = 3.3V OR 5V

V <sub>L</sub> (V)	V <sub>IH</sub> (V)	V <sub>IL</sub> (V)	DATA RATE (Mbps)
1.35	0.55	0.5	11
1.6	0.7	0.6	16
1.8	0.8	0.7	23
2.3	1	0.9	27
2.7	1.1	1	30
3.3	1.3	1.2	30
5.5 (i.e., V <sub>CC</sub> )	2	1.8	24




FIGURE 6. USING V<sub>L</sub> PIN TO ADJUST LOGIC LEVELS

### Wide Supply Range

The ISL3280E, ISL3281E, ISL3282E, ISL3283E, ISL3284E, ISL3285E are designed to operate with a wide range of supply voltages from 3.0V to 5.5V. These devices meet the RS-422 and RS-485 specifications over this full range.

# Logic Supply ( $V_L$ Pin, ISL3282E, ISL3284E, ISL3285E Only)

Note: If powered from separate supplies, power-up  $V_{CC}$  before powering up the  $V_L$  supply and keep  $V_L \le V_{CC}$ .

The ISL3282E, ISL3284E and ISL3285E include a V<sub>I</sub> pin that powers the logic input (RE or RE) and/or the Rx output. These pins interface with "logic" devices such as UARTs, ASICs and microcontrollers and today most of these devices use power supplies significantly lower than 3.3V. Thus, a 3.3V output level from a 3.3V powered RS-485 IC might seriously overdrive and damage the logic device input. Similarly, the logic device's low V<sub>OH</sub> might not exceed the V<sub>IH</sub> of a 3.3V or 5V powered RE input. Connecting the V<sub>L</sub> pin to the power supply of the logic device (as shown in Figure 6) limits the ISL3282E, ISL3284E, ISL3285E's Rx output V<sub>OH</sub> to V<sub>L</sub> (see Figures 9 through 13) and reduces the  $\overline{RE}/RE$  input switching point to a value compatible with the logic device's output levels. Tailoring the logic pin input switching point and output levels to the supply voltage of the UART, ASIC, or microcontroller eliminates the need for a level shifter/translator between the two ICs.

 $\rm V_L$  can be anywhere from  $\rm V_{CC}$  down to 1.35V, but the input switching points may not provide enough noise margin when  $\rm V_L < 1.6V.$  Table 2 indicates typical  $\rm V_{IH}, \rm V_{IL}$  and data rate values for various  $\rm V_L$  settings so the user can ascertain whether or not a particular  $\rm V_L$  voltage meets his/her needs.

The quiescent, RO unloaded,  $V_L$  supply current ( $I_L$ ) is typically less than  $60\mu A$  for  $V_L \le 3.3V$ , as shown in Figure 8.

#### **ESD Protection**

All pins on these devices include class 3 (>4kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of ±16.5kV HBM and ±16.5kV IEC61000. The RS-485 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes) and the associated, undesirable capacitive load they present.



### **IEC61000-4-2 Testing**

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-485 pins in this case) and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-485 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-485 port.

#### **AIR-GAP DISCHARGE TEST METHOD**

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The A and B RS-485 pins withstand ±16.5kV air-gap discharges.

#### **CONTACT DISCHARGE TEST METHOD**

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than ±9kV. The ISL3280E, ISL3281E, ISL3282E, ISL3283E, ISL3284E, ISL3285E survive ±9kV contact discharges on the RS-485 pins.

### **Data Rate, Cables and Terminations**

RS-485, RS-422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Networks operating at 20Mbps are limited to lengths less than 100', while a 250kbps network that uses slew rate limited transmitters can operate at that data rate over lengths of several thousand feet.

Twisted pair is the cable of choice for RS-485, RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receiver in these ICs.

To minimize reflections, proper termination is imperative for high data rate networks. Short networks using slew rate limited transmitters need not be terminated, but terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transmitter or receiver to the main cable should be kept as short as possible.

### **Low Power Shutdown Mode**

These BiCMOS receivers all use a fraction of the power required by their bipolar counterparts and the versions with output enable functions include a shutdown feature that reduces the already low quiescent  $I_{CC}$  to a 20 $\mu$ A trickle. These versions enter shutdown whenever the receiver disables ( $\overline{RE}$  =  $V_{CC}$  or RE = GND).

# Typical Performance Curves $c_L = 15pF$ , $T_A = +25$ °C; unless otherwise specified.




FIGURE 7. SUPPLY CURRENT vs TEMPERATURE




FIGURE 8. VI SUPPLY CURRENT vs ENABLE PIN VOLTAGE

Page 10 of 16

# Typical Performance Curves $c_L = 15 pF$ , $T_A = +25 \,^{\circ}C$ ; unless otherwise specified. (Continued)




FIGURE 9. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE




FIGURE 10. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT
VOLTAGE




FIGURE 11. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE




FIGURE 12. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE




FIGURE 13. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE




FIGURE 14. RECEIVER PROPAGATION DELAY vs TEMPERATURE

# Typical Performance Curves $c_L = 15pF$ , $T_A = +25$ °C; unless otherwise specified. (Continued)





FIGURE 15. RECEIVER SKEW vs TEMPERATURE






FIGURE 17. RECEIVER SKEW vs TEMPERATURE




FIGURE 18. RECEIVER WAVEFORMS




FIGURE 19. RECEIVER WAVEFORMS

## **Die Characteristics**

SUBSTRATE AND TDFN THERMAL PAD POTENTIAL (POWERED UP):

**GND** 

**TRANSISTOR COUNT:** 

140

**PROCESS:** 

Si Gate BiCMOS

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
July 27, 2015	FN6543.4	- Added "No longer available or supported" statement to ISL3285E in Table 1 on page 1, Ordering Information table on page 3 and ISL3285E pin configuration on page 2.  Replaced L8.2x3A package outline drawing with the newest revision. Changes from revision 1 to revision 2:  Tiebar Note updated  From: Tiebar shown (if present) is a non-functional feature.  To: Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
December 4, 2014	FN6543.3	-Updated datasheet to Intersil new standardAdded text in several places to clarify that VL can be connected to VccOrdering information table on page 3: Added MSL noteElectrical spec table on page 6 under "Logic Input Current": Updated note referenceElectrical spec table on page 7 under "Shutdown Supply Current": Updated note referenceElectrical spec table on page 7 under "RECEIVER SWITCHING CHARACTERISTICS: Updated all the note referencesUpdated POD P5.064 to new format: Moved dimensions from table onto drawing and added land patternUpdated POD P6.064 to new format: Same dimensions, added land pattern and moved dimensions from table onto drawing Updated POD L8.2X3A to new format: Added recommended land patternAdded revision history.

## **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting <a href="www.intersil.com/ask">www.intersil.com/ask</a>.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2007-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>




# **Package Outline Drawing**


## P5.064

5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 3, 4/11







**END VIEW** 



SIDE VIEW






- 1. Dimensioning and tolerance per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC-74 and JEDEC MO178AA.
- A Package length and width are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength measured at reference to gauge plane.
- $\underline{\acute{55}}$  Lead thickness applies to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- Controlling dimension: MILLIMETER. Dimensions in ( ) for reference only.


# **Package Outline Drawing**


## P6.064


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4,2/10




**TOP VIEW** 











- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3 Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. Package conforms to JEDEC MO-178AB.


# **Package Outline Drawing**


## L8.2x3A


8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE WITH E-PAD Rev 2, 05/15











DETAIL "X"

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension b applies to the metallized terminal and is measured between 0.20mm and 0.32mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.