**NEW PRODUCT RELEASE**

**ULA* ‘DS’ SERIES**

**FEATURES**

- System Speeds to 100MHz
- Complexities to 10,000 gates
- Average gate power 165μW at 100MHz
- 48mA bus drivers
- Digital and Linear Macros
- Complete CAD Support
- Silicon Compilers

**DESCRIPTION**

The need to manipulate increasingly large amounts of data means that digital systems are developing an insatiable appetite for speed.

To meet these demands for higher speeds, plus the need for increased system complexity and performance, an ASIC approach is essential. Assessing the ability of a particular VLSI technology to meet a required system speed can however be difficult.

Gate delay is the basic speed parameter normally specified, and since this can be affected significantly by such system criteria as fan-out, supply voltage, clock frequency, capacitive loading, system complexity and temperature, it is often difficult to quantify the speed capability of the technology being considered.

The ‘DS’ series of ULAs* has been developed specifically to provide a low power ASIC solution for systems with speed requirements to over 100MHz and complexities from 500 to 10,000 gates.

*DS’ Series of ULAs for 100 MHz Digital ASIC Systems

The series features gate delays, to below 1ns, which are virtually independent of fan-out, supply voltage and clock frequency, and flip-flops with clock to output delays of 1.5ns. The I/O cells are designed to allow the integration of special digital and linear functions which would normally require external components. Each cell contains a high current transistor to provide 48mA for direct bus drive.

Utilising 'Differential Logic' Macros, the 1.5 micron, double metal Ferranti Advanced Bipolar process - FAB 3, fully supported by the powerful ULACAD software system including silicon compilers for chip implementation, makes the 'DS' series of ULAs one of the most advanced performance, high speed, ASIC product ranges available.

*Silicon Design System is a trademark of Ferranti plc.
*ULA is a registered trademark of Ferranti plc for semiconductor devices.
*VAR is a trademark of the Digital Equipment Corporation.
**FEATURES**

- **SYSTEM COMPLEXITY**
  500 to 10,000 gates

- **OUTSTANDING SPEED PERFORMANCE**
  True system performance: 100MHz
  'Differential Logic' flip-flop:
  - clock to output delay 1.5ns
  - clock frequency 250MHz
  Gate delay: 1ns
  - virtually independent of fan-out,
  - supply voltage and clock frequency

- **LOW POWER PERFORMANCE**
  'Differential Logic' Flip-Flop
  at 250MHz: $750\,\mu W$ (at 5V)
  $375\,\mu W$ (at 2.5V)
  at 140MHz: $380\,\mu W$ (at 5V)
  $190\,\mu W$ (at 2.5V)
  at 50MHz: $137\,\mu W$ (at 5V)
  $69\,\mu W$ (at 2.5V)
  Average Gate Power
  at 100MHz: $330\,\mu W$ (at 5V)
  $165\,\mu W$ (at 2.5V)
  at 60MHz: $165\,\mu W$ (at 5V)
  $83\,\mu W$ (at 2.5V)
  at 25MHz: $55\,\mu W$ (at 5V)
  $28\,\mu W$ (at 2.5V)

- **COMPLETE CAD SUPPORT**
  ULACAD Software covers Design, Simulation and Implementation
  Flexible Customer Interface
  Design Support for Commercial Workstations
  Silicon Compilers for 100% Autorouting and Optimisation
  Transportable Software for VAX* Based Systems
  Extensive Range of Fully Characterised Macros
  User Defined Macro Facility

- **OUTSTANDING I/O CAPABILITY**
  High Current Bus Drivers: 48mA at 0.5V
  Low Output Delays Driving High Capacitance Loads
  Wide range of Digital and Linear I/O Macros

- **WIDE RANGE OF PACKAGE STYLES AND PIN COUNTS**

---

**FERRANTI ADVANCED BIPOLAR PROCESS – FAB 3**

Key to the performance is a new 1.5 micron advanced bipolar process with double layer metal featuring 6 micron grid pitch on both layers. It offers high and predictable speeds, low power levels and high current drive without chip area penalty.

It also provides the important bipolar performance advantages of excellent linear capability. This capability is particularly beneficial since it allows more of the system to be integrated. This offers the opportunity to further improve cost effectiveness and reduce overall system power requirements.
"DIFFERENTIAL LOGIC"

'Differential Logic' is a radical approach to logic function design. It provides an order of magnitude improvement in speed-power product, ensuring that system power levels are kept to a minimum. It achieves a two to four times improvement in speed, with the added advantage that the flip-flop clock to output delay is less than two equivalent gate delays.

'Differential Logic' is based on steering current through a logic tree by means of differential pairs of transistors stacked across the supply rail (Fig. 1). Many complex and elegant logic functions can be implemented using this technique which is unique to bipolar technology. Unlike ECL, differential logic eliminates the need to generate and distribute accurate temperature compensated voltage references. Its inherent common mode rejection removes problems associated with noise, crosstalk, supply voltage distribution drops and variations in temperature.

A differential pair of transistors also has an extremely linear and sharp transfer characteristic. This enables differential gates to operate with logic swings as low as 100mV whilst retaining the same discrimination between logic levels as single ended circuits which have logic swings of 400mV or greater. Since power dissipation is directly proportional to logic swing, a power saving of 4:1 can be achieved with no compromise in speed.

In addition, differential logic has two further significant advantages illustrated by the 2 level D-type flip-flop (Fig. 2) employed in the DS series.

1. Only two current sources are required to support the basic Master-Slave flip-flop function compared to six for a D-type flip-flop based on conventional gates.
2. The propagation delay from the active clock edge to both outputs is only marginally greater than for a single gate compared with two or three gates for conventional D-types.

'Differential Logic' automatically provides the true and inverse of every input and output removing the need for inverters. Hence an AND gate can become an OR, NOR or NAND simply by changing the order in which the connections are made. The significance of eliminating inverters is that the overall system speed can be increased for a given gate delay.

'Differential Logic' therefore provides a substantial increase in speed while greatly reducing the power. Moreover it is ideally suited to a hierarchical design approach, using the 'Differential Logic' macros available within the ULACAD software for VAX based systems.

---

**FIGURE 1. DIFFERENTIAL LOGIC**

---

**FIGURE 2. SCHEMATIC OF DIFFERENTIAL LOGIC D-TYPE FLIP-FLOP**

---

This Material Copyrighted By Its Respective Manufacturer
SYSTEM SPEED

The fundamental factors determining system speeds are toggle rates of bistables and propagation delays through random logic, and the effect of loading on these parameters.

The outstanding performance of 'Differential Logic' functions is complemented by the high speed basic gate featured in the 'DS' Series of ULAs. The propagation delay of this gate, which can be less than 1ns, is virtually independent of fan-out, supply voltage and clock frequency. Fig. 3 shows the effect of fan-out on gate delay and compares a DSA Series gate with the degradation experienced by a typical CMOS gate. The inverter driver gate also features this virtual independence of fan-out loading, as seen in Fig 4.

This excellent performance under high load conditions is further enhanced by the clock driver gate. This gate has been designed to directly drive the very high fan-outs experienced on clock lines, avoiding partitioning into tree structures with its associated clock skew problems. The performance of this gate is shown in Fig. 5.

The effect of loading is equally important with the logic macro functions. Fig. 6 shows a similar improvement in performance using the Differential Logic D-Type Flip Flop.

The ULACAD design software allows full advantage to be taken of these features during system design.
**THE 'DS' SERIES**

<table>
<thead>
<tr>
<th>ULA TYPE</th>
<th>ULA 6DS</th>
<th>ULA 12DS</th>
<th>ULA 19DS</th>
<th>ULA 25DS</th>
<th>ULA 32DS</th>
<th>ULA 38DS</th>
<th>ULA 47DS</th>
<th>ULA 60DS</th>
<th>ULA 80DS</th>
<th>ULA 100DS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Matrix Cells</td>
<td>252</td>
<td>484</td>
<td>748</td>
<td>1020</td>
<td>1292</td>
<td>1596</td>
<td>1944</td>
<td>2484</td>
<td>3168</td>
<td>4000</td>
</tr>
<tr>
<td>Equivalent Gates*</td>
<td>630</td>
<td>1210</td>
<td>1870</td>
<td>2550</td>
<td>3230</td>
<td>3990</td>
<td>4860</td>
<td>6210</td>
<td>7920</td>
<td>10000</td>
</tr>
<tr>
<td>Peripheral I/O Cells</td>
<td>32</td>
<td>44</td>
<td>64</td>
<td>74</td>
<td>82</td>
<td>90</td>
<td>104</td>
<td>122</td>
<td>138</td>
<td>138</td>
</tr>
<tr>
<td>Bond Pads</td>
<td>40</td>
<td>52</td>
<td>72</td>
<td>82</td>
<td>92</td>
<td>100</td>
<td>114</td>
<td>132</td>
<td>150</td>
<td>150</td>
</tr>
</tbody>
</table>

* A gate is defined as one 2 input - 2 output RNOR gate.

**SPEED/POWER OPTIONS**

A range of speed/power options are available for each of the 'DS' ULA types.

<table>
<thead>
<tr>
<th>GATE PARAMETER</th>
<th>ARRAY TYPE</th>
<th>ULA 6DS</th>
<th>ULA 100DS</th>
</tr>
</thead>
<tbody>
<tr>
<td>For system speeds up to</td>
<td><strong>GENTRY</strong></td>
<td>100</td>
<td>60</td>
</tr>
<tr>
<td>RNOR gate delay — t_{pd}</td>
<td><strong>ULAS 6 DS</strong></td>
<td>1.0</td>
<td>1.6</td>
</tr>
<tr>
<td>RNOR gate delay — I_{pd}</td>
<td><strong>ULAS 100 DS</strong></td>
<td>1.4</td>
<td>2.4</td>
</tr>
<tr>
<td>Average gate current — I_{g}</td>
<td><strong>GENTRY</strong></td>
<td>66</td>
<td>33</td>
</tr>
</tbody>
</table>

Typical figures at T_{amb} = 25°C
*With selective use of additional matrix cell components

**NOTES:**
1. t_{pd} = (t_{PLH} + t_{PHL})/2
2. Figures are for 2 input gate, FAN-OUT = 2, with typical interconnect metal.
3. Gate current at 60% duty cycle.

**'DIFFERENTIAL LOGIC'**

The use of 'Differential Logic' Macros provides an order of magnitude improvement in speed/power product.

<table>
<thead>
<tr>
<th>DIFFERENTIAL LOGIC</th>
<th>ARRAY TYPE</th>
<th>DSA</th>
<th>DSB</th>
<th>DSC</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>D-TYPE FLIP-FLOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Toggle frequency</td>
<td></td>
<td>250</td>
<td>150</td>
<td>75</td>
<td>MHz</td>
</tr>
<tr>
<td>Clock to Output delay</td>
<td></td>
<td>1.5</td>
<td>2.7</td>
<td>7.5</td>
<td>ns</td>
</tr>
<tr>
<td>Current</td>
<td></td>
<td>150</td>
<td>76</td>
<td>27.4</td>
<td>µA</td>
</tr>
</tbody>
</table>

Typical figures at T_{amb} = 25°C.

**NOTE:** 'Differential Logic' currently only available for VAX based system designs.
# Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>RANGE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Supply Voltage</td>
<td>−0.5 min +7.0 max</td>
<td>V</td>
</tr>
<tr>
<td>VIN</td>
<td>Input Voltage</td>
<td>−0.5 min +5.5 max</td>
<td>V</td>
</tr>
<tr>
<td>T_{amb}</td>
<td>Operating Temperature</td>
<td>−55 min +125 max</td>
<td>°C</td>
</tr>
<tr>
<td>T_{stg}</td>
<td>Storage Temperature</td>
<td>−65 min +150 max</td>
<td>°C</td>
</tr>
</tbody>
</table>

**NOTE:** Operation at absolute maximum ratings is not implied. Exposure to stresses greater than those listed may affect reliability and could cause permanent damage to the device.

# D.C. Characteristics

At nominal $V_{CC} = 5V$ over temperature range $T_{amb} = 0$ to $70°C$

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>ARRAY</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Supply Voltage</td>
<td></td>
<td>ALL</td>
<td>4.5</td>
<td>5.0</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>V_{IH}</td>
<td>High Level Input Voltage</td>
<td>TTL Input</td>
<td>ALL</td>
<td>2.0</td>
<td></td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>V_{IL}</td>
<td>Low Level Input Voltage</td>
<td>TTL Input</td>
<td>ALL</td>
<td>0</td>
<td></td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>I_{IH}</td>
<td>High Level Input Current</td>
<td>$V_{IH} = V_{CC}$</td>
<td>ALL</td>
<td>0</td>
<td></td>
<td>10</td>
<td>µA</td>
</tr>
<tr>
<td>I_{IL}</td>
<td>Low Level Input Current</td>
<td>$V_{IL} = 0.4V$</td>
<td>DSA</td>
<td>0</td>
<td></td>
<td>−0.6</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DSB</td>
<td>0</td>
<td></td>
<td>−0.4</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DSC</td>
<td>0</td>
<td></td>
<td>−100</td>
<td>µA</td>
</tr>
<tr>
<td>V_{OH}</td>
<td>High Level Output Voltage</td>
<td>Totem Pole Output,</td>
<td>ALL</td>
<td>2.4</td>
<td>3.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Tristate Output $I_O = I_{OH}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_{OL}</td>
<td>Low Level Output Voltage</td>
<td>Totem Pole Output,</td>
<td>ALL</td>
<td>0.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Tristate Output $I_O = I_{OL}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{OH}</td>
<td>High Level Output Current</td>
<td>Totem Pole Output,</td>
<td>ALL</td>
<td></td>
<td></td>
<td>−400</td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Tristate Output</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_{OL}</td>
<td>Low Level Output Current</td>
<td>Totem Pole Output,</td>
<td>DSA</td>
<td></td>
<td></td>
<td>16</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Tristate Output $I_O = I_{OL}$</td>
<td>DSB</td>
<td></td>
<td></td>
<td>8</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Open Collector Output $V_{OL} = 0.5V$</td>
<td>DSC</td>
<td></td>
<td></td>
<td>1.6</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>High Current Output Driver</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>48</td>
<td>mA</td>
</tr>
</tbody>
</table>

This Material Copyrighted By Its Respective Manufacturer
DIGITAL AND LINEAR MACROS

A wide range of fully characterised elements, from logic gates and functions to MSI, LSI and I/O Macros, are available for system specification and design. The elements also include 'Differential Logic' Macros.

The Macro Library, which is continually being expanded, contains well in excess of 100 different design elements which have been fully simulated and characterised. In addition, the designer can create user defined variants of these Macros.

Shown below are some typical examples of design elements.

DIFFERENTIAL LOGIC D-TYPE FLIP-FLOP

<table>
<thead>
<tr>
<th>SYMBOL</th>
</tr>
</thead>
<tbody>
<tr>
<td>![D-TYPE FLIP-FLOP SYMBOL]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>ARRAY TYPE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Toggle Frequency</td>
<td>DSA</td>
<td>250</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>140</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>50</td>
</tr>
<tr>
<td>Clock to Output Delay</td>
<td>DSA</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>2.7</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>7.5</td>
</tr>
<tr>
<td>Data Set Up Time</td>
<td>DSA</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>4.2</td>
</tr>
<tr>
<td>Data Hold Time</td>
<td>DSA</td>
<td>0.5</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>0.9</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>2.5</td>
</tr>
<tr>
<td>Cell Count</td>
<td>DSA</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>4</td>
</tr>
<tr>
<td>Current</td>
<td>DSA</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>76</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>27.4</td>
</tr>
</tbody>
</table>

Typical figures at $T_{amb} = 25^\circ C$

VOLTAGE COMPARATOR

<table>
<thead>
<tr>
<th>SYMBOL</th>
</tr>
</thead>
<tbody>
<tr>
<td>![VOLTAGE COMPARATOR SYMBOL]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>ARRAY TYPE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Gain</td>
<td>DSA</td>
<td>45</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>45</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>45</td>
</tr>
<tr>
<td>Offset Voltage</td>
<td>DSA</td>
<td>±10</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>±10</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>±10</td>
</tr>
<tr>
<td>Bias Current</td>
<td>DSA</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>1.5</td>
</tr>
<tr>
<td>CM Range</td>
<td>DSA</td>
<td>1.3</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>1.3</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>1.3</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>DSA</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>4</td>
</tr>
<tr>
<td>$I_{CC}$ Average</td>
<td>DSA</td>
<td>2.4</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>2.4</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>1.8</td>
</tr>
</tbody>
</table>

Typical figures at $T_{amb} = 25^\circ C$

48mA OUTPUT DRIVER

<table>
<thead>
<tr>
<th>SYMBOL</th>
</tr>
</thead>
<tbody>
<tr>
<td>![48mA OUTPUT DRIVER SYMBOL]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>ARRAY TYPE</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OL}$ (max)</td>
<td>DSA</td>
<td>0.5</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>0.5</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>0.5</td>
</tr>
<tr>
<td>$I_{OL}$ (max)</td>
<td>DSA</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>48</td>
</tr>
<tr>
<td>$I_{OFF}$ (max)</td>
<td>DSA</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>20</td>
</tr>
<tr>
<td>$T_{ON}$</td>
<td>DSA</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>25</td>
</tr>
<tr>
<td>$T_{OFF}$</td>
<td>DSA</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>25</td>
</tr>
<tr>
<td>$I_{CC}$ (for input = 1)</td>
<td>DSA</td>
<td>1.8</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>1.8</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>1.8</td>
</tr>
<tr>
<td>$I_{CC}$ (for input = 0)</td>
<td>DSA</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>2.2</td>
</tr>
<tr>
<td>$I_{CC}$ Average</td>
<td>DSA</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>DSB</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>DSC</td>
<td>2</td>
</tr>
</tbody>
</table>

NOTE: Load $C_L = 15pF$

Typical figures at $T_{amb} = 25^\circ C$
DESIGN CENTRES
There is a network of ULA Design Centres. Each Design Centre is staffed by a team of fully qualified and experienced ULA system design engineers supported by the Ferranti Silicon Design System*. The Silicon Design System is built around the powerful VAX range of computers with the complete suite of ULACAD software.

ULACAD SYSTEM SOFTWARE
The ULACAD software system was developed in parallel with the DS series to ensure complete compatibility between the software system and chip hardware. It covers the complete cycle of design, simulation and chip implementation for ULA based custom LSI.

SILICON COMPILERS
An important feature of the software system is the use of Silicon Compilers. The Silicon Compiler software, which includes the interconnect compiler and the optimising compiler, ensures that the physical layout is automatic without the need for manual intervention.

The interconnect compiler automatically produces the required interconnect routing that is needed to customise the selected array. This route gives the fastest turn around since it utilises uncommitted array wafers that are kept in stock awaiting metalisation.

The optimising compiler is even more powerful and automatically defines all the base layers plus the interconnect routing to produce a full custom chip size which precisely matches the system complexity. In this way all component redundancy is removed and the routing channels are optimised for the necessary tracking. This facility is used for large volume requirements where the benefits of full custom economics are needed.

DESIGN ROUTE
The overall ULA design takes place in the two software environments, the Design Environment and the Physical Environment.

The Design Environment enables the engineer to design, simulate and verify his system and its test schedule. The tools provide complete interactive design simulation including timing verification, test program generation and test schedule verification.

When the design stage has been completed, the verified data is transferred to the Physical Environment for chip implementation.

The Physical Environment, including the silicon compilers, handles all aspects of chip design up to the verified masks from which engineering check samples are produced.

CUSTOMER INTERFACE
There are several customer entry levels into the design route. The choice of entry level depends on the CAE tools available to the customer and the extent to which he wishes to become involved in the detailed design.

They provide for a range of customer skills from breadboarding to the production of completely verified designs on customer workstations or mainframe systems.

WORKSTATIONS
The full ULACAD software, including 'Differential Logic' and the interconnect compiler, is portable onto any customer's VAX mainframe. The ULACAD software, covering design prior to interconnect routing, is available for use on VAX Station, Daisy, Mentor and Valid workstations.

'Differential Logic' is currently available for use on VAX based systems only.
NOTE: FLDL is the high level FERRANTI LOGIC DESCRIPTION LANGUAGE in which the structural aspect of the design is produced.
FTDL is the high level FERRANTI TEST DESCRIPTION LANGUAGE used to produce the Behavioural Description of the design.
### DESIGN AND CAD SUPPORT DOCUMENTATION

#### DESIGN DOCUMENTS:

<table>
<thead>
<tr>
<th>Ref. No.</th>
<th>Title</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>ED850</td>
<td>Preferred TTL List</td>
<td>Recommended TTL types for ease of logic conversion to ULA format</td>
</tr>
<tr>
<td>ED860</td>
<td>Test Pattern Preparation</td>
<td>Guide to the generation of test information and vectors</td>
</tr>
<tr>
<td>A/F 111</td>
<td>Ferranti Logic Macro</td>
<td>Set of commonly used logic functions and MSI and LSI Macros</td>
</tr>
<tr>
<td>DS/100</td>
<td>DS Design Manual</td>
<td>Information necessary for system designer to create integrations using</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS arrays</td>
</tr>
<tr>
<td>DS/110</td>
<td>VALID Workstation Manual</td>
<td>DS Design Manual for use with Valid workstations</td>
</tr>
<tr>
<td>DS/120</td>
<td>MENTOR Workstation Manual</td>
<td>DS Design Manual for use with Mentor workstations</td>
</tr>
<tr>
<td>DS/130</td>
<td>DAISY Workstation Manual</td>
<td>DS Design Manual for use with Daisy workstations</td>
</tr>
<tr>
<td>DS/200</td>
<td>DS Physical Design Manual</td>
<td>User guide to DS Physical Parameters and CAD autolayout system</td>
</tr>
</tbody>
</table>

#### CAD DOCUMENTS:

<table>
<thead>
<tr>
<th>Ref. No.</th>
<th>Title</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>Language Documents</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A/F 803</td>
<td>Ferranti Logic Description Language (FLDL II)</td>
<td>User guide to ULA description language for logic</td>
</tr>
<tr>
<td>A/F 806</td>
<td>Ferranti Test Description Language (FTDL)</td>
<td>User guide to ULA description for test</td>
</tr>
<tr>
<td>A/F 805</td>
<td>ERICA II User Manual</td>
<td>Command set and modelling technique for logic investigation</td>
</tr>
<tr>
<td>System Documents</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A/F 900</td>
<td>CAD System Overview</td>
<td>Descriptive overview of the ULACAD system</td>
</tr>
<tr>
<td>A/F 901</td>
<td>ULA SYSTEM Manual</td>
<td>User guide to CAD system — operation of CAD and main menus</td>
</tr>
<tr>
<td>A/F 902</td>
<td>ULA LAYOUT Manual</td>
<td>User guide to ULA layout — editing, digitising, management</td>
</tr>
<tr>
<td>A/F 903</td>
<td>ULALOGIC Manual</td>
<td>User guide to the Logic Database</td>
</tr>
<tr>
<td>A/F 904</td>
<td>ULATEST Manual</td>
<td>User guide to the ULACAD System Test area</td>
</tr>
<tr>
<td>A/F 905</td>
<td>ULASIM Manual</td>
<td>User guide to the ULACAD Simulation area</td>
</tr>
<tr>
<td>A/F 906</td>
<td>ULACHECK Manual</td>
<td>User guide to the ULACAD Layout check area</td>
</tr>
<tr>
<td>A/F 910</td>
<td>ULASPICE Manual</td>
<td>User guide to the SPICE system and modelling parameters</td>
</tr>
</tbody>
</table>

### PACKAGING

Various package styles are available including dual-in-line, flat packs, ceramic and plastic chip carriers and pin grid. The selection of a suitable package for a given application is determined by a number of factors:

- number of input and output nodes
- number of $V_{CC}$ and ground connections
- application environment and temperature range
- array die size relative to package island size
- power dissipation
- method of mounting package to substrate and substrate material