

FAIRCHILD DIODE-TRANSISTOR MICROLOGIC® INTEGRATED CIRCUITS

INDUSTRIAL MICROCIRCUITS-COMPOSITE DATA SHEET

0°C TO 75°C TEMPERATURE RANGE


GENERAL DESCRIPTION - Fairchild Diode Transistor Micrologic® (DT μ L) Integrated Circuits family uses diode-transistor logic and is designed specifically for integrated circuit technology. The design of these circuits offers distinctly superior performance. Some of the advantages follow:

FEATURES

- High performance with a single power supply --- 5.0 V
- High noise immunity --- 1.0 V
- High fan-out capability --- 8-25
- Gates with 6k or 2k pull-up resistors for optimum speed
- Fan-out and noise immunity trade-off
- Low power dissipation --- 8.5 mW/Gate
- Gate outputs can be tied together for the "wired OR" function


RESTRICTED
WPS Document
CIC

TYPICAL DUAL IN-LINE PACKAGE



NOTES:
1. Leads are intended for insertion in hole rows on .300" centers. They are purposely shipped with "positive" (.350) misalignment to facilitate insertion.
2. Board drilling dimensions should equal your practice for a conventional .020 inch diameter lead.


TYPICAL FLAT PACKAGE TOP VIEW



ORDER INFORMATION

To order Diode Transistor Micrologic elements specify U3I9XXX59X for Flat package and U6A9XXX59X for Dual In-Line package where XXX is 930, 932 etc.

PIN CONFIGURATION: IDENTICAL FOR DUAL-IN-LINE AND FLAT PACKAGES



FAIRCHILD
SEMICONDUCTOR
A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

313 FAIRCHILD DRIVE, MOUNTAIN VIEW, CALIFORNIA, (415) 962-5011, TWX: 910-379-6435


COPYRIGHT FAIRCHILD SEMICONDUCTOR, 1966 • PRINTED IN U.S.A. 2340-077-56 30M

MANUFACTURED UNDER ONE OR MORE OF THE FOLLOWING U. S. PATENTS: 2981877, 3025589, 3064167, 3108359, 3117260. OTHER PATENTS PENDING.

DTμL GATES

All DTμL gates are positive logic NAND gates or negative logic NOR gates. A variety of gate combinations is available which provides the system designer the utmost in logic flexibility and reduces package requirements to a minimum. Gate outputs may be paralleled to perform OR (collector) logic. In addition, gates may be cross-connected to form flip-flops, exclusive OR, etc. Gates with 2 kΩ pull-up resistors offer improved propagation delay times.

LOGIC DIAGRAM



POSITIVE (NAND) LOGIC

$$E = \overline{A \cdot B \cdot C \cdot D \cdot X}$$


$$F = \overline{G \cdot H \cdot I \cdot J \cdot Y}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY


DTμL 930 / DTμL 961

TYPICAL
RESISTOR
VALUES

$R_1 = 2.00k\Omega$
 $R_2 = 1.75k\Omega$
 $R_3 = 5.00k\Omega$
 $R_4 = 6.00k\Omega$ (930)
 $R_4 = 2.00k\Omega$ (961)



LOGIC DIAGRAM



POSITIVE (NAND) LOGIC

$$E = \overline{A \cdot B}$$


$$F = \overline{G \cdot H}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY


DTμL 946 / DTμL 949

TYPICAL
RESISTOR
VALUES

$R_1 = 2.00k\Omega$
 $R_2 = 1.75k\Omega$
 $R_3 = 5.00k\Omega$
 $R_4 = 6.00k\Omega$ (946)
 $R_4 = 2.00k\Omega$ (949)



LOGIC DIAGRAM



POSITIVE (NAND) LOGIC


$$E = \overline{A \cdot B \cdot C}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY

DTμL 962 / DTμL 963


TYPICAL
RESISTOR
VALUES

$R_1 = 2.00k\Omega$
 $R_2 = 1.75k\Omega$
 $R_3 = 5.00k\Omega$
 $R_4 = 6.00k\Omega$ (962)
 $R_4 = 2.00k\Omega$ (963)




FAIRCHILD DIODE-TRANSISTOR MICROLOGIC® I.C.

**AVERAGE POWER DISSIPATION
VERSUS TEMPERATURE
(TYPICAL EACH GATE)**





TEST CONDITIONS



$$AV. POWER DRAIN = \frac{V_{CC} I_A}{2}$$

TYPICAL T_{pd} TEST CIRCUIT DT μ L GATES




T_{pd} - will be read from input at 1.3 V.

($V_{CC} = 5 V$, $T = 25^\circ C$)


		R	C_2	Min.	Max.
(6 k Pull-up)	t_{pd+}	3.9 k Ω	30 pF	25 ns	80 ns
(6 k & 2 k Pull-up)	t_{pd-}	400 Ω	50 pF	10 ns	30 ns
(2 k Pull-up)	t_{pd+}	3.9 k Ω	30 pF	15 ns	50 ns

**OPERATING VOLTAGE
CHARACTERISTICS**

WORST CASE (OUTPUT LOGIC LEVEL — V_{OH} AND V_{OL}
INPUT THRESHOLD LEVELS — V_{IH} AND V_{IL})



**TIME DELAY VERSUS
CAPACITIVE LOADS**




DT μ L 932 BUFFER ELEMENT

DT μ L 944 POWER GATE

The DT μ L 932 is a dual 4-input inverting driver. It features an emitter-follower pull-up which provides a high fan-out device with superior capacitance-driving capability. The DT μ L 944 has an output with no internal pull-up. This provides a high fan-out device whose outputs may be tied together to perform the "wired OR" function. The 944 is useful as an interface driver or as a low-power lamp driver. The fan-in of either element may be extended with the use of the DT μ L 933.

LOGIC DIAGRAM




POSITIVE (NAND) LOGIC


$$E = \overline{A \cdot B \cdot C \cdot D} \cdot \overline{(X)}$$

$$F = \overline{G \cdot H \cdot I \cdot J} \cdot \overline{(Y)}$$


SCHEMATIC DIAGRAM OF THE DT μ L 932 ELEMENT (ONE SIDE ONLY)



SCHEMATIC DIAGRAM OF THE DT μ L 944 ELEMENT (ONE SIDE ONLY)



tpd TEST CIRCUIT FOR DT μ L 932 ELEMENT




All Diodes are FD600 or Equivalent at 25°C
C₁ and C₂ includes Probe and Jig Capacitance

(V_{CC} = 5.0V, T_A = 25°C)

		R	C	Min.	Max.
t _{pd+}	932	510 Ω	500 pF	25 ns	80 ns
t _{pd-}	932	150 Ω	500 pF	15 ns	40 ns

tpd TEST CIRCUIT FOR DT μ L 944 ELEMENT




C₁ and C₂ includes Probe and Jig Capacitance


(V_{CC} = 5.0V, T_A = 25°C)

		R	C	Min.	Max.
t _{pd+}	944	510 Ω	20 pF	15 ns	50 ns
t _{pd-}	944	150 Ω	100 pF	10 ns	35 ns


TYPICAL t_{pd+} VERSUS CAPACITY (932)



TYPICAL t_{pd+} VERSUS CAPACITY (944)



TYPICAL t_{pd-} VERSUS CAPACITY (932, 944)



9.05 9.05

9.05 9.05

9.05 9.05

9.05 9.05

The circuit diagram shows a 16-bit parallel adder implemented using two 7494 ICs and two 7498 ICs. The 7494 ICs are configured as 4-bit counters, and the 7498 ICs are configured as 4-bit parallel adders. The circuit includes a 6Q input, a 5C_D input, and a 9 output. The circuit is powered by V_{CC} and GND. The circuit includes various resistors (R₁, 2.2k, 3.5k, 3k, 1.2k, 9k, 3.2k, 2.5k, 3.5k, 9k) and capacitors (5C_D, C_p). The circuit is labeled with pin numbers 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16.

NOTES: pins 1,8,13 NOT USED
DTuL 945, R1 = 6k

The circuit diagram shows a 16-bit parallel adder implemented using two 7494 ICs and two 7498 ICs. The 7494 ICs are configured as 4-bit counters, and the 7498 ICs are configured as 4-bit parallel adders. The circuit includes a 6Q input, a 5C_D input, and a 9 output. The circuit is powered by V_{CC} and GND. The circuit includes various resistors (R₁, 2.2k, 3.5k, 3k, 1.2k, 9k, 3.2k, 2.5k, 3.5k, 9k) and capacitors (5C_D, C_p). The circuit is labeled with pin numbers 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16.

NOTES: pins 1,8,13 NOT USED
DTuL 945, R1 = 6k

Pulse In (V_{IN})

P.W. > 100 ns

V_{CC}


R

V_{OUT}

C_2

2 k

$C_1 = 20\text{ pF}$



Pulse In (V_{IN})

P.W. > 100 ns

V_{CC}

R

V_{OUT}

C_2

2 k

$C_1 = 20\text{ pF}$

Pulse In (V_{IN})

P.W. > 100 ns

V_{CC}

R

V_{OUT}

C_2

2 k

$C_1 = 20\text{ pF}$

Pulse In (V_{IN})

P.W. > 100 ns

V_{CC}

R


V_{OUT}

C_2

2 k


$C_1 = 20\text{ pF}$

Figure 1 is a log-log plot showing the frequency response of the 7414 Schmitt trigger. The y-axis represents Frequency in MHz, ranging from 0.1 to 10. The x-axis represents Capacitance in pF, ranging from 10 to 1000. Two curves are plotted: one for the DB148 device and one for the DB145 device. The DB148 curve starts at approximately 10 MHz for 50 pF and decreases to about 1.0 MHz at 1000 pF. The DB145 curve starts at approximately 4.5 MHz for 50 pF and decreases to about 0.4 MHz at 1000 pF. A note indicates $V_{CC} = 5.0V$.



A line graph showing Power Dissipation (mW) on the y-axis versus Collector Supply Voltage (V_{CC} - VOLTS) on the x-axis. The y-axis ranges from 0 to 125 in increments of 25. The x-axis ranges from 3.0 to 8.0 in increments of 1.0. Two curves are plotted, both labeled 'CP PIN HIGH'. The upper curve is labeled 'DTJL948' and the lower curve is labeled 'DTJL945'. Both curves start at approximately (3.0, 10) and increase linearly. At $V_{CC} = 7.0$, the power dissipation for DTJL948 is approximately 100 mW and for DTJL945 is approximately 90 mW.


V_{CC} (VOLTS)	Power Dissipation (mW) - DTJL948	Power Dissipation (mW) - DTJL945
3.0	10	10
4.0	25	22
5.0	40	38
6.0	55	53
7.0	100	90



A line graph showing the propagation delay time (t_{pd}) in nanoseconds (ns) on the y-axis versus capacitance (C) in picofarads (pF) on the x-axis. The y-axis ranges from 0 to 250 ns in increments of 50. The x-axis ranges from 0 to 100 pF in increments of 20. The graph is for a supply voltage $V_{CC} = 5.0V$. There are four linear data series representing different inverter types and load resistances:

- $DTL945$ with $R = 4k$ (steepest slope, highest delay)
- $DTL945$ with $R = 2k$
- $DTL948$ with $R = 4k$
- $DTL948$ with $R = 2k$ (shallowest slope, lowest delay)

All series show a positive linear relationship between delay and capacitance. The DTL948 series are consistently lower than the DTL945 series, and lower load resistances result in lower delay times.




DT μ L 933 EXTENDER


The DT μ L 933 is a Dual Input-Extender consisting of two independent diode arrays identical in every respect to the input diodes of the DT μ L Gate and Buffer elements. Good practice dictates that extension interconnection paths be as short as possible to minimize the effects of distributed capacitance on circuit performance.

Typical input capacitance of DT μ L 933 is 2 pF, output capacitance is 5 pF.


SCHEMATIC DIAGRAM




FLAT PACKAGE LAYOUT



LOGIC EXAMPLE




FORWARD VOLTAGE VERSUS
FORWARD CURRENT +25°C



DT μ L 936 • DT μ L 937 - HEX INVERTER

The DT μ L 936 hex inverter has input-output characteristics identical to the other DT μ L gates. Inverters can be cross-connected to form flip-flops or the outputs can be paralleled to perform the "wired OR" function.




SCHEMATIC DIAGRAM — ONE INVERTER ONLY

DT μ L 936 / DT μ L 937

TYPICAL
RESISTOR
VALUES

- $R_1 = 2.00k\Omega$
- $R_2 = 1.75k\Omega$
- $R_3 = 5.00k\Omega$
- $R_4 = 6.00k\Omega$ (936)
- $R_4 = 2.00k\Omega$ (937)




DT μ L 951 - MONOSTABLE MULTIVIBRATOR

The DT μ L 951 is an integrated monostable multivibrator designed for use with other members of the DT μ L family. It provides complementary output pulses which are typically 100 ns wide. This pulse width is adjustable by the addition of external components.

ABSOLUTE MAXIMUM RATINGS

(above which useful life may be impaired)

Supply Voltage (V_{CC}), -55°C to +125°C, continuous:	+8.0 Volts
Supply Voltage (V_{CC}), pulsed, <1 second:	+12 Volts
Output Current, into outputs:	50 mA
Current into Pin 10	5.0 mA
Input Forward Current	-10 mA
Input Reverse Current	1.0 mA




INPUT-OUTPUT LOAD FACTORS TO DT μ L FAMILY


Each DT μ L 951 input should be rated at 2 loads.

Each DT μ L 951 output may drive 10 DT μ L loads.

OUTPUT PULSE WIDTH VERSUS EXTERNAL TIMING CAPACITANCE C_X



SCHEMATIC DIAGRAM



RULES FOR USE OF DT μ L 951


1. With Pin 9 connected to V_{CC} and no external capacitor (C_X), the output pulse width is approximately 100 ns.
2. With Pin 9 connected to V_{CC} and an external capacitor (C_X) connected between Pins 10 and 11, the output pulse width (T) is: $T \approx 4.5 (C_X + 20)$ with C_X in pF and T in ns.
3. For improved pulse width control, Pin 9 is left open and a stable external resistor (R_X) of 9 k Ω minimum to 15 k Ω maximum is connected from Pin 10 to V_{CC} . The output pulse width is given by the expression: $T \approx 0.5 R_X (C_X + 20)$ with R_X in k Ω , C_X in pF and T in ns.
4. The output duty cycle (pulse width/period) should not exceed 40%. It may be increased to 50% by adding a 2-k Ω resistor between Pin 11 and V_{CC} . Higher duty cycles are obtainable but the output pulse width and performance are less predictable.
5. The maximum input fall time to trigger: 25 ns for a 1.0-volt swing; 50 ns for a 2.0-volt swing; 100 ns for a 4.0-volt swing.
6. The AC sensitivity of the inputs may be decreased by connecting a capacitor between Pin 5 and ground.
7. The minimum pulse width at output Pin 1 is approximately 100 ns. This pulse width may be decreased to 50 ns by connecting a 10 k Ω resistor between Pin 5 and V_{CC} .

FAIRCHILD DIODE-TRANSISTOR MICROLOGIC® I.C.

ABSOLUTE MAXIMUM RATINGS (above which useful life may be impaired)





Supply Voltage (V_{CC}), -55°C to +125°C, continuous	+8.0 Volts	Input Forward Current	-10 mA
Supply Voltage (V_{CC}), pulsed, < 1 second	+12 Volts	Input Reverse Current	1.0 mA
Output Current, into outputs DT μ L 932 & 944	100 mA	Operating Temperature	0°C to +75°C
DT μ L, except 932 & 944	30 mA	Storage Temperature	-65°C to +150°C

INPUT-OUTPUT LOADING FACTORS



The number of elements that may be driven by an output terminal may consist of any combination of elements whose summation of input loading does not exceed the output terminal driving capability.

RULES FOR INPUT EXPANSION AND "WIRED OR" CONNECTION



RULES

- Outputs of DT μ L gates with 6 k Ω pull-up resistors, 930, 946, and 962 may be tied together for the "wired OR" function. Subtract 1 unit fan-out for each added gate. Subtract 5 fan-outs for 6 added gates.
- Outputs of DT μ L gates with 2 k Ω pull-up resistors, 949, 961, and 963 may be tied together for the "wired OR" function. Subtract 2 units of fan-out for each added gate.
- Outputs of DT μ L 932 may not be tied together for the "wired OR" function.

