

DATA SHEET

# MOS INTEGRATED CIRCUIT

## $\mu$ PD9318

### CCD SENSOR CLOCK SIGNAL GENERATOR/DRIVER CIRCUIT

#### DESCRIPTION

The  $\mu$ PD9318 IC is used exclusively for CCD which incorporates into one package the clock generator circuit for CCD linear sensors  $\mu$ PD3571D,  $\mu$ PD3573D,  $\mu$ PD3574D, and  $\mu$ PD3575D and the interface circuit between the area sensor and the horizontal driver clock generator circuit.

It enables the select terminals to select the clock signal and driver circuit optimum for linear and area sensors to drive the CCD sensor.

This device is a 44-pin plastic QFP (Quad flat package) optimum for high-density mounting.

#### FEATURES


- Mode selector terminals 1 and 2 allow selection of  $\mu$ PD3571D,  $\mu$ PD3573D,  $\mu$ PD3574D, and  $\mu$ PD3575D.
- Linear sensor
  - Generates the shift register clock, reset clock,  $\phi$ TG, and  $\phi$ OB
  - Optimum for making the clock generator circuit compact and simple.
  - Enables setting the polarity of  $\phi$ TG or  $\phi$ OB with the polarity setting terminal.
  - Enables setting the  $\phi$ TG pulse width in four stages
- Area sensor
  - Optimum for making the driver circuit compact
  - Enables direct connection as the drive interface between area CCD sensor and the horizontal driver clock generator circuit.
  - Enables driving three CCDs simultaneously.
- Enables the 15-bit counter to divide the frequency of  $\phi$ M into three stages and output them.
- Incorporates the D-FF circuit.

#### ORDERING INFORMATION


Part Number	Package
$\mu$ PD9318GB	44 pin plastic QFP (□ 10)

BLOCK DIAGRAM


Linear sensor



Area sensor



PIN CONFIGURATION (Top View)



ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Supply voltage	$V_{DD}$	-0.5 to +7.0	V
Input voltage	$V_1$	-0.5 to $V_{DD} + 0.5$	V
Output current	$V_O$	40	mA
Operating temperature	$T_{opt}$	-10 to +55	$^\circ\text{C}$
Storage temperature	$T_{stg}$	-65 to +150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS (-40 to +85  $^\circ\text{C}$ )

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	$V_{DD}$	4.5	5	5.5	V
Input voltage	$V_1$	0		$V_{DD}$	V
Low-level input voltage	$V_{IL}$	0		$0.3 V_{DD}$	V
High-level input voltage	$V_{IH}$	$0.7 V_{DD}$		$V_{DD}$	V
Input rise time	$t_r$	0		10	$\mu\text{s}$
Input fall time	$t_f$	0		10	$\mu\text{s}$

ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5\text{V} \pm 10\%$ ,  $T_a = -40$  to +55  $^\circ\text{C}$ )

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS	TEST CONDITION
Static current consumption	$I_L$		0.1	200	$\mu\text{A}$	$V_1 = V_{DD}$ or GND
Input current	$I_1$		$10^{-5}$	10	$\mu\text{A}$	$V_1 = V_{DD}$ or GND
Low-level output current	$I_{OL}$	4	11		mA	$V_{OL} = 0.4\text{V}$ Note 1
		12			mA	Note 2
		8			mA	Note 3
High-level output current	$I_{OH}$	4	8		mA	$V_{OH} = V_{DD} - 0.4\text{V}$ Note 1
		12			mA	Note 2
		8			mA	Note 3
Low-level output voltage	$V_{OL}$			0.1	V	$I = 0\text{mA}$
High-level output voltage	$V_{OH}$	$V_{DD} - 0.1$			V	$I = 0\text{mA}$
Input terminal capacity	$C_{IN}$			10	pF	$V_{DD} = 0, f = 1\text{MHz}$
Output terminal capacity	$C_{out}$			30	pF	$V_{DD} = 0, f = 1\text{MHz}$
Output rise time	$t_r$		2.1		ns	$C_L = 15\text{pF}$
Output fall time	$t_f$		2.1		ns	$C_L = 15\text{pF}$
Maximum driver frequency	$f_{max}$			15	MHz	

Note 1: Pins 2, 12, 19, 40, 42, and 43

Note 2: Pins 23, 24, 25, 27, 29, 31, 32, and 33


Note 3: Pins 20, 21, 22, and 34

μPD9318 PIN DESCRIPTION

PIN No.	SYMBOL	PIN NAME	PIN DESCRIPTION																		
1	OSCI	Clock input	Input the clock. This input clock allows the output shown in the timing chart to be obtained.																		
2	TEST	Test terminal	Do not connect this terminal, leave it open because this is the test terminal.																		
3	GND	Ground terminal	Connect this terminal to ground.																		
4	H2IN	Horizontal driver pulse 2	Connect this terminal to the clock generator for area sensor. When not using this terminal, tie it high or low.																		
5	Iv12	Inverter input 2	Connect this terminal to the clock generator for area sensor. When not using this terminal, tie it high or low.																		
6	Iv11	Inverter input 1	Connect this terminal to the clock generator for area sensor. When not using this terminal, tie it high or low.																		
7	H1IN	Horizontal driver pulse 1	Connect this terminal to the clock generator for area sensor. When not using this terminal, tie it high or low.																		
8	VDD	Power supply terminal	Input 5 V																		
9	D	D-FF data input	When not using this terminal to input the D-FF clock, tie it high or low.																		
10	C	D-FF clock input	When not using this terminal to input the D-FF clock, tie it high or low.																		
11	R	D-FF reset input	When not using this terminal to input the D-FF clock, tie it high or low.																		
12	Q	D-FF Q output	This is the Q output terminal of D-FF.																		
13	DTM <sub>1</sub>	φTG pulse width selector 1	This is the terminal to set the pulse width of φTG with the DTM1 and DTM2 terminals. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>DTM<sub>1</sub></th> <th>Low</th> <th>Low</th> <th>High</th> <th>High</th> </tr> <tr> <th>DTM<sub>2</sub></th> <th>Low</th> <th>High</th> <th>Low</th> <th>High</th> </tr> </thead> <tbody> <tr> <td>α</td> <td>2</td> <td>4</td> <td>8</td> <td>16</td> </tr> </tbody> </table> <p>Pulse width T<sub>2</sub> of φTG is determined by the following expression:</p> <p>μPD3571D      <math>T_2 = (\alpha + 1) \times T_1 \times \frac{1}{2}</math></p> <p>μPD3573D }                      μPD3574D }      <math>T_2 = (\alpha + 0.5) \times T_1</math>                      μPD3575D }</p> <p>T<sub>1</sub> is one cycle of the CCD driver clock.</p>	DTM <sub>1</sub>	Low	Low	High	High	DTM <sub>2</sub>	Low	High	Low	High	α	2	4	8	16			
DTM <sub>1</sub>	Low	Low		High	High																
DTM <sub>2</sub>	Low	High	Low	High																	
α	2	4	8	16																	
14	DTM <sub>2</sub>	φTG pulse width selector 2																			
15	SSL <sub>1</sub>	Mode selector 1	Setting of SSL1/SSL2 allows setting of CCD exclusively used for the mode. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>SSL<sub>1</sub></th> <th>SSL<sub>2</sub></th> <th>Corresponding device</th> </tr> </thead> <tbody> <tr> <td>Low</td> <td>High</td> <td>μPD3571D</td> </tr> <tr> <td>High</td> <td>Low</td> <td>μPD3573D</td> </tr> <tr> <td>High</td> <td>Low</td> <td>μPD3574D</td> </tr> <tr> <td>High</td> <td>High</td> <td>μPD3575D</td> </tr> <tr> <td>Low</td> <td>Low</td> <td>Area sensor</td> </tr> </tbody> </table>	SSL <sub>1</sub>	SSL <sub>2</sub>	Corresponding device	Low	High	μPD3571D	High	Low	μPD3573D	High	Low	μPD3574D	High	High	μPD3575D	Low	Low	Area sensor
SSL <sub>1</sub>	SSL <sub>2</sub>	Corresponding device																			
Low	High	μPD3571D																			
High	Low	μPD3573D																			
High	Low	μPD3574D																			
High	High	μPD3575D																			
Low	Low	Area sensor																			
16	SSL <sub>2</sub>	Mode selector 2																			
17	GND	Ground	Ground terminal																		


PIN No.	SYMBOL	PIN NAME	PIN DESCRIPTION						
18	TGIV	$\phi$ TG polarity selector	When this terminal is high, the $\phi$ TG output terminal outputs a positive-going pulse; when low, it outputs a negative-going pulse.						
19	OB	Optical black	This terminal outputs the timing pulse which times the output of the optical black pulse from CCD.						
20	TGA	$\phi$ TG output A	TGA and TGB output the same TG pulse.						
21	TGB	$\phi$ TG output B							
22	1L	Clock output 1L	H1A, H1B, H1C, and 1L output the same clock pulse for the driver (see the timing chart).						
23	H1C	Clock output 1C							
24	H1B	Clock output 1B							
25	H1A	Clock output 1A							
26	GND	Ground	Ground terminal						
27	IvO1	Inverter output 1	Inverted output of the pulse input to pin 6.						
28	VDD	Power supply terminal	Input 5 V.						
29	IvO2	Inverter output 2	Inverter output of the pulse input to pin 4.						
30	GND	Ground	Ground terminal						
31	2L	Clock output 2L	H2A, H2B, H2C, and 2L output the same clock pulse for the driver (see the timing chart).						
32	H2C	Clock output 2C							
33	H2B	Clock output 2B							
34	H2A	Clock output 2A							
35	R3	Reset output R3	Each of the reset pulses shown in the timing chart is output with its own timing (see the timing chart).						
36	R2	Reset output R2							
37	R1	Reset output R1							
38	RINV	Reset polarity selector	When this terminal is high, the reset output terminal outputs a positive-going pulse; when low, it outputs a negative-going pulse.						
39	VDD	Power supply terminal	Input 5 V.						
40	$\bar{Q}$	D-FF $\bar{Q}$ output	D-FF $\bar{Q}$ output terminal						
41	Q14	$\phi$ M frequency division output	These terminals output the frequency-divided signals of the clock input to pin 1 (OSC1). <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Q12</td> <td>1/8192</td> </tr> <tr> <td>Q13</td> <td>1/16384</td> </tr> <tr> <td>Q14</td> <td>1/32768</td> </tr> </table>	Q12	1/8192	Q13	1/16384	Q14	1/32768
Q12	1/8192								
Q13	1/16384								
Q14	1/32768								
42	Q13								
43	Q12								
44	S	Accumulated time input	One cycle of the pulse input to this terminal becomes the CCD accumulated time.						

μPD3571D TIMING CHART



**μPD3571D DELAY TIME CHART**


Delay time of each output for the OSCI input clock.  
See the area sensor delay time chart for the I<sub>V11,2</sub> input.



	MIN.	TYP.	MAX.	Unit
D711	10	21	42	ns
D712	10	21	42	
D71R1	8	17	34	
D71R2	8	16	32	
D71R3	8	17	34	
D71TG	9	19	38	
D71OB	13	26	52	




$\mu$ PD3573D,  $\mu$ PD3574D TIMING CHART




**μPD3573D, μPD3574D DELAY TIME CHART**

Delay time of each output for the OSCl input clock.  
See the area sensor delay time chart for the I<sub>V11,2</sub> input.




	MIN.	TYP.	MAX.	Unit
D731	11	22	44	ns
D732	11	22	44	
D73R1	8	17	34	
D73R2	8	17	34	
D73R3	8	17	34	
D73TG	12	24	48	
D73OB	19	39	78	

$\mu$ PD3575D TIMING CHART



**μPD3575D DELAY TIME CHART**


Delay time of each output for the OSC1 input clock.  
See the area sensor delay time chart for the  $V_{112}$  input.



	MIN.	TYP.	MAX.	Unit
D751	11	22	44	ns
D752	11	22	44	
D75R1	8	17	34	
D75R2	8	17	34	
D75R3	8	17	34	
D75TG	12	24	48	
D75OB	15	31	62	


### AREA SENSOR DELAY TIME CHART

Output delay time for the input clock




	MIN.	TYP.	MAX.	Unit
D21	5	11	22	ns
D22	5	11	22	
D23	5	11	22	
D24	5	11	22	
D25	5	11	22	
D26	5	11	22	
D27	4	8	16	
D28	4	8	16	


SAMPLE  $\mu$ PD3571D CONNECTION




SAMPLE  $\mu$ PD3573D CONNECTION




SAMPLE  $\mu$ PD3574D CONNECTION



SAMPLE  $\mu$ PD3575D CONNECTION




### AREA CCD SENSOR CONNECTION DIAGRAM






44PIN PLASTIC QFP (□10)



detail of lead end



P44GB-80-384-1

NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	13.6 <sup>±0.4</sup>	0.535 <sup>-0.016</sup>
B	10.0 <sup>±0.2</sup>	0.394 <sup>-0.008</sup>
C	10.0 <sup>±0.2</sup>	0.394 <sup>-0.008</sup>
D	13.6 <sup>±0.4</sup>	0.535 <sup>-0.016</sup>
F	1.0	0.039
G	1.0	0.039
H	0.35 <sup>±0.10</sup>	0.014 <sup>-0.003</sup>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8 <sup>±0.2</sup>	0.071 <sup>-0.008</sup>
L	0.8 <sup>±0.2</sup>	0.031 <sup>-0.008</sup>
M	0.15 <sup>-0.05</sup>	0.006 <sup>-0.003</sup>
N	0.15	0.006
P	2.7	0.106
Q	0.1 <sup>±0.1</sup>	0.004 <sup>±0.004</sup>
R	0.1 <sup>±0.1</sup>	0.004 <sup>±0.004</sup>
S	3.0 MAX.	0.119 MAX.