

M54/M74HC4102  
M54/M74HC4103

**HS-CMOS™**  
**INTEGRATED**  
**CIRCUITS**

67C 14030 D T-45-23-17  
**PRELIMINARY DATA**



**8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS**


**DESCRIPTION**

The M54/74HC4102-4103 are high speed CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS fabricated with silicon gate C<sup>2</sup>MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The HC4102, and HC4103 consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The HC4102 is configured as two cascaded 4-bit BCD counters, and the HC4103 contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETEC (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the J input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the J inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. J inputs J0-J7 represent two 4-bit BCD words for the HC4102 and a single 8-bit binary word for the HC4103. When the CLEAR (CLR input is low, the counter is asynchronously cleared to its maximum count (99<sub>10</sub> for the HC4102 and 255<sub>10</sub> for the HC4103 regardless of the state of any other input. The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long. The HC4102 and HC4103 may be cascaded using the CI/CE input and the CO/ZD output, in either a synchronous or ripple mode.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.





67C 14031 D T-45-23-17

**TRUTH TABLE**


CONTROL INPUTS				PRESET MODE	ACTION
CLR	APE	SPE	CI/CE		
H	H	H	H	Synchronous	Inhibit counter
H	H	H	L		Count down
H	H	L	*		Preset on next positive clock transition
H	L	*	*	Asynchronous	Preset asynchronously
L	*	*	*		Clear to maximum count

\*: Don't care

**FEATURES**


- High Speed  
f<sub>MAX</sub> = 47 MHz (Typ) at V<sub>CC</sub> = 5V
- Low Power Dissipation  
I<sub>CC</sub> = 4 μA (Max.) at T<sub>A</sub> = 25°C
- High Noise Immunity  
V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (Min.)
- Output Drive Capability  
10 LSTTL Loads
- Symmetrical Output Impedance  
|I<sub>OH</sub>| = I<sub>OL</sub> = 4 mA (Min.)
- Balanced Propagation Delays  
t<sub>PLH</sub> = t<sub>PHL</sub>
- Wide Operating Voltage Range  
V<sub>CC</sub> (opr) = 2V to 6V
- Pin and Function compatible with 4102B 4103B

**LOGIC DIAGRAM**



M54/M74HC4102  
M54/M74HC4103

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW: ≅ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
V <sub>CC</sub>	Supply Voltage	2 to 6	V
V <sub>I</sub>	Input Voltage	0 to V <sub>CC</sub>	V
V <sub>O</sub>	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature 74HC Series 54HC Series	-40 to 85 -55 to 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	V <sub>CC</sub> { 2 V: 0 to 1000 4.5V: 0 to 500 6 V: 0 to 400	ns





67C 14033 D T-45-23-17

**DC SPECIFICATIONS**

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5	—	—	1.5	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—	3.15	—		
		6.0		4.2	—	—	4.2	—	4.2	—		
V <sub>IL</sub>	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V <sub>OH</sub>	High Level Output Voltage	2.0	V <sub>I</sub>	1.9	2.0	—	1.9	—	1.9	—	V	
		4.5	V <sub>IH</sub> or V <sub>IL</sub>	-20 μA	4.4	4.5	—	4.4	—	4.4		—
		6.0			5.9	6.0	—	5.9	—	5.9		—
		4.5	-4.0 mA -5.2 mA	4.18	4.31	—	4.13	—	4.10	—		
6.0	5.68	5.8		—	5.63	—	5.60	—				
V <sub>OL</sub>	Low Level Output Voltage	2.0	V <sub>IH</sub> or V <sub>IL</sub>	20 μA	—	0	0.1	—	0.1	—	0.1	V
		4.5			—	0	0.1	—	0.1	—	0.1	
		6.0			—	0	0.1	—	0.1	—	0.1	
		4.5			4.0 mA 5.2 mA	—	0.17	0.26	—	0.33	—	
6.0	—	0.18	0.26	—		0.33	—	0.40				
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	±0.1	—	±1	—	±1	μA	
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	4	—	40	—	80	μA	

**INPUT AND OUTPUT EQUIVALENT CIRCUIT**





**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 15pF$ , Input  $t_r = t_f = 6ns$ )

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
$t_{TLH}$ $t_{THL}$	Output Transition Time		4	8	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CK-CO) SPE = H		21	33	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CK-CO) SPE = L		21	33	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (APE-CO)		31	48	ns
$t_{PLH}$	Propagation Delay Time (CL-CO)		23	36	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CI-CO)		11	18	ns
$f_{MAX}$	Maximum Clock Frequency	30	47		MHz
$t_{W(H)}$ $t_{W(L)}$	Minimum Pulse Width (CLOCK)		8	15	ns
$t_{W(L)}$	Minimum Pulse Width (CL, APE)		8	15	ns
$t_s$	Minimum Set-up Time (SPE)		8	15	ns
$t_s$	Minimum Set-up Time (CI)		18	30	ns
$t_h$	Minimum Hold Time (All Inputs)		—	5	ns
$t_{REM}$	Minimum Removal Time (CL, APE)		8	15	ns
$t_s$	Minimum Set-up Time (J0.....J7)		8	15	ns

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50pF$ , Input  $t_r = t_f = 6ns$ )

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ C$ 54HC and 74HC			$-40$ to $85^\circ C$ 74HC		$-55$ to $125^\circ C$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0 4.5 6.0		— — —	22 8 7	75 15 13	— — —	90 18 16			ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CK-CO) SPE = H	2.0 4.5 6.0		— — —	80 25 22	195 39 34	— — —	235 47 40			ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (CK-CO) SPE = L	2.0 4.5 6.0		— — —	80 25 22	195 39 34	— — —	235 47 40			ns



67C 14035 D-T-45-23-17

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (APE - CO)	2.0 4.5 6.0		— — —	120 36 31	280 56 48	— — —	340 68 58			ns
t <sub>PLH</sub>	Propagation Delay Time (CL - CO)	2.0 4.5 6.0		— — —	81 27 23	210 42 36	— — —	255 51 44			ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (CI - CO)	2.0 4.5 6.0		— — —	38 14 12	115 23 20	— — —	140 28 24			ns
f <sub>MAX</sub>	Maximum Clock Frequency	2.0 4.5 6.0		5 25 29	10 40 47	— — —	4 20 23	— — —			MHz
t <sub>w(H)</sub> t <sub>w(L)</sub>	Minimum Pulse Width (CLOCK)	2.0 4.5 6.0		— — —	23 8 7	75 15 13	— — —	90 18 16			ns
t <sub>w(L)</sub>	Minimum Pulse Width (CL, APE)	2.0 4.5 6.0		— — —	27 8 7	75 15 13	— — —	90 18 16			ns
t <sub>s</sub>	Minimum Set-up Time (SPE)	2.0 4.5 6.0		— — —	27 8 7	75 15 13	— — —	90 18 16			ns
t <sub>s</sub>	Minimum Set-up Time CI	2.0 4.5 6.0		— — —	68 18 16	150 30 26	— — —	180 36 31			ns
t <sub>h</sub>	Minimum Hold Time (All inputs)	2.0 4.5 6.0		— — —	— — —	5 5 5	— — —	6 6 6			ns
t <sub>REM</sub>	Minimum Removal Time (CL, APE)	2.0 4.5 6.0		— — —	17 8 7	75 15 13	— — —	90 18 16			ns
t <sub>s</sub>	Minimum Set-up Time (J0.....J7)	2.0 4.5 6.0		— — —	21 8 7	75 15 13	— — —	90 18 16			ns
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10			pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance			—		—	—	—			pF

Note (\*) C<sub>PD</sub> is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.  
Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$