



- Specifically Designed for Data Synchronization Applications
- Improved Metastable Characteristics Provide Greater System Reliability
- 3-State Outputs Drive Bus Lines Directly
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54AS4374 . . . JT PACKAGE  
SN74AS4374 . . . DW OR NT PACKAGE  
(TOP VIEW)



SN54AS4374 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUTS
$\overline{OC}$	CLK	D	Q
H	X	X	Z
L	?	L	L
L	?	H	H
L	L	X	$Q_0$

**description**

The 'AS4374 is an eight-bit dual-rank synchronizer circuit designed specifically for data synchronization applications where the normal setup and hold time specifications are frequently violated.

Synchronization of two digital signals operating at different frequencies is a common system problem. This problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution, however, causes the setup and hold time specifications associated with the flip-flop to be violated. When setup or hold time of a flip flop is violated, the output response is uncertain. A flip-flop is metastable if its output hangs up in the region between  $V_{IL}$  and  $V_{IH}$ . The metastable condition lasts until the flip-flop recovers into one of its two stable states. With conventional flip-flops, this recovery time can be longer than the specified maximum propagation delay.

The problem of metastability is typically solved by adding an additional layer of synchronization.

This type of dual ranking is employed in the 'AS4374. The probability of the second stage entering the metastable state is exponentially reduced by this dual-ranking architecture. The 'AS4374 provides a one-chip solution for system designers in asynchronous applications.

The SN54AS4374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AS4374 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

PRODUCT PREVIEW

**SN54AS4374, SN74AS4374**  
**8-BIT DUAL-RANK SYNCHRONIZER**


TEXAS INSTR {LOGIC} D6E D

8961723 0077210 0


TEXAS INSTR {LOGIC} D6E D

T-52-33-90

logic diagram (positive logic)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

**SN54AS4374, SN74AS4374**  
**8-BIT DUAL-RANK SYNCHRONIZER**

TEXAS INSTR (LOGIC) D E D 8961723 0077211 1

T-52-33-90

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> .....	7 V
Input voltage .....	7 V
Voltage applied to a disabled 3-state output .....	5.5 V
Operating free-air temperature range: SN54AS4374 .....	-55°C to 125°C
SN74AS4374 .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

**recommended operating conditions**

	SN54AS4374			SN74AS4374			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub> High-level input voltage	2			2			V
V <sub>IL</sub> Low-level input voltage			0.8			0.8	V
I <sub>OH</sub> High-level output current			-12			-24	mA
I <sub>OL</sub> Low-level output current			32			48	mA
f <sub>clock</sub> Clock frequency	0		100	0		100	MHz
t <sub>w</sub> Pulse duration	CLK high		5	CLK low		5	ns
	CLK low		5	CLK high		5	
t <sub>su</sub> Setup time, data before CLK*			5			5	ns
t <sub>h</sub> Hold time, data after CLK*			0			0	ns
T <sub>A</sub> Operating free-air temperature			-55			125	0 70 °C

**PRODUCT PREVIEW**

\* The data setup and hold time is specified for synchronous operation. These parameters also help guarantee overall speed characteristics of the device. Since production testing for metastability is impossible, conformance to conventional switching characteristics verifies metastable-failure resistance.

**SN54AS4374, SN74AS4374**  
**8-BIT DUAL-RANK SYNCHRONIZER**

TEXAS INSTR {LOGIC} 06E D

8961723 0077212 3

TEXAS INSTR {LOGIC} 06E D

T-52-33-90

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS4374		SN74AS4374		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -18 mA	V <sub>CC</sub> -2		V <sub>CC</sub> -2			V	
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -12 mA	2.4	3.2					
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -15 mA				2.4	3.3		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 32 mA		0.25	0.4		0.25	0.4	V
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = 48 mA					0.35	0.5	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			20		20	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.4 V			-20		-20	μA	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V			0.1		0.1	mA	
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			20		20	μA	
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V	CLK or D		-0.1	-0.2	-0.1	-0.2	mA
		OC		-0.2	-0.4	-0.2	-0.4	
I <sub>O<sup>‡</sup></sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-30		-112	-30	-112	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, OC high					105	150	mA

†All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>1</sub> = 500 Ω, R <sub>2</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX				UNIT
			SN54AS4374		SN74AS4374		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			100		100	MHz	
t <sub>PLH</sub>	CLK	Q				ns	
t <sub>PHL</sub>							
t <sub>ena</sub>			OC				
t <sub>dis</sub>			OC				

Note 1: Load circuit and voltage waveforms are shown in Section 1 of the AS/ALS Logic Data Book, 1986.

PRODUCT PREVIEW

