

MITSUBISHI MICROCOMPUTERS
M5L8048-XXXP/M5L8035LP

6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 11577 D

SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-A-05

DESCRIPTION

The M5L8048-XXXP and M5L8035LP are 8-bit parallel microcomputer fabricated on a single chip using high-speed N-channel silicon-gate ED-MOS technology.



M5L8048-XXXP	Built-in ROM (1K bytes)
M5L8035LP	External ROM

FEATURES

- Single 5V power supply
- Instruction cycle 2.5μs (min)
- Basic machine instructions: 96
 - 1-byte instructions: 68
 - 2-byte instructions: 28
- Direct addressing up to 4096 bytes
- Internal ROM 1024 bytes (for M5L8048-XXXP only)
- Internal RAM 64 bytes
- Built-in timer/event counter 8 bits
- I/O Ports 27 lines
- Easily expandable Memory and I/O
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- Low power standby mode
- External RAM 256 bytes
- Interchangeable with i8048 and i8035L in pin configuration and electrical characteristics

APPLICATION

- Control processor or CPU for a wide variety of applications

BLOCK DIAGRAM**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

FUNCTION

The M5L8048-XXXP and M5L8035LP are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

MITSUBISHI MICROCOMPUTERS
M5L8048-XXXP/M5L8035LP

6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 11578 D

SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-19-05

PIN DESCRIPTION

Pin	Name	Input or output	Function
V _{SS}	Ground		Normally connected to ground (0V).
V _{CC}	Main power supply		Connected to 5V power supply.
V _{DD}	Power supply		①Connected to 5V power supply. ②Used for memory hold when V _{CC} is cut.
T ₀	Test pin 0	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JTO/JNT0).
		Output	②Used for outputting the internal clock signal (ENT0 CLK).
X ₁ , X ₂	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through X ₁ or X ₂ .
RESET	Reset	Input	Control used to initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
INT	Interrupt	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI). ②Used for external interrupt to CPU.
EA	External access	Input	①Normally maintained at 0V. ②When the level is raised to 5V, external memory will be accessed even when the address is less than 400 ₁₆ (1024). The M5L8035LP is raised to 5V.
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus. (MOVX A, @R _r , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or external device. (MOVX @R _r , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
D ₀ ~D ₇	Data bus	Input/output	①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched. ②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN. ③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR. (MOVX A, @R _r , and MOVX @R _r , A)
P2 ₀ ~P2 ₇	Port 2	Input/output	①Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
		Output	②P2 ₀ ~P2 ₃ output high-order 4 bits of the program counter when using external program memory.
		Input/output	③P2 ₀ ~P2 ₃ serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program	Output	Strobe signal for M5L8243P I/O expander.
P1 ₀ ~P1 ₇	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
T ₁	Test pin 1	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1). ②When enabled, event signals are transferred to the timer/event counter (STRT CNT).

MITSUBISHI MICROCOMPUTERS
M5L8048-XXXP/M5L8035LP

6249828 MITSUBISHI(MICMPTR/MIPRC)

91D 11579 D

SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-19-05

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5~7	V
V _{DD}	Supply voltage		-0.5~7	V
V _I	Input voltage		-0.5~7	V
V _O	Output voltage		-0.5~7	V
P _d	Power dissipation		1.5	W
T _{opr}	Operating free-air temperature range		-20~75	°C
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta = -20~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH1}	High-level input voltage, except X1, X2 and RESET	2		V _{CC}	V
V _{IH2}	High-level input voltage, except X1, X2 and RESET	3.8		V _{CC}	V
V _{IL}	Low-level input voltage	-0.5		0.8	V

ELECTRICAL CHARACTERISTICS (Ta = -20~75°C, V_{CC}=V_{DD}=5V ± 10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OL1}	Low-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OL} =2mA			0.45	V
V _{OL2}	Low-level output voltage, except the above and PROG	I _{OL} =1.6mA			0.45	V
V _{OL3}	Low-level output voltage, PROG	I _{OL} =1mA			0.45	V
V _{OH1}	High-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OH} =-100μA	2.4			V
V _{OH2}	High-level output voltage, except the above	I _{OH} =-50μA	2.4			V
I _f	Input leak current, T1, INT	V _{SS} ≤V _{IN} ≤V _{CC}	-10		10	μA
I _{OZ}	Output leak current, BUS, T0 high-impedance state	V _{SS} +0.45≤V _{IN} ≤V _{CC}	-10		10	μA
I _{LI1}	Input current during low-level input, port	V _{IL} =0.8V		-0.2		mA
I _{LI2}	Input current during low-level input, RESET, SS	V _{IL} =0.8V		-0.05		mA
I _{DD}	Supply current from V _{DD}			10	20	mA
I _{DD} +I _{CC}	Supply current from V _{DD} and V _{CC}			65	135	mA

TIMING REQUIREMENTS (Ta = -20~75°C, V_{CC}=V_{DD}=5V ± 10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Alternative symbol	t	Limits			Unit
				Min	Typ	Max	
t _C	Cycle time	t _{CY}		2.5		15.0	μs
t _h (PSEN-D)	Data hold time after PSEN	t _{DR}	0		200		ns
t _h (R-D)	Data hold time after RD	t _{DR}	0		200		ns
t _{su} (PSEN-D)	Data setup time after PSEN	t _{RD}			500		ns
t _{su} (R-D)	Data setup time after RD	t _{RD}			500		ns
t _{su} (A-D)	Data setup time after address	t _{AD}			950		ns
t _{su} (PROG-D)	Data setup time after PROG	t _{PR}			810		ns
t _h (PROG-D)	Data hold time before PROG	t _{PF}	0		150		ns

Note 1: The input voltage level of the input voltage is V_{IL}=0.45V and V_{IH}=2.4V.

MITSUBISHI MICROCOMPUTERS
M5L8048-XXXP/M5L8035LP

6249828 MITSUBISHI (MICMPTR/MIPRC) 91D 11580 D




SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-19-05

SWITCHING CHARACTERISTICS ($T_a = -20 \sim 75^\circ\text{C}$, $V_{cc} = V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Symbol	Parameter	Alternative symbol	Limits			Unit
			Min	Typ	Max	
$t_w(\text{ALE})$	ALE pulse width	t_{LL}	400			ns
$t_d(\text{A-ALE})$	Delay time, address to ALE signal	t_{AL}	150			ns
$t_v(\text{ALE-A})$	Address valid time after ALE	t_{LA}	80			ns
$t_w(\text{PSEN})$	PSEN pulse width	t_{CG}	700			ns
$t_w(\text{R})$	RD pulse width	t_{CG}	700			ns
$t_w(\text{W})$	WR pulse width	t_{CG}	700			ns
$t_d(\text{Q-W})$	Delay time, data to WR signal	t_{DW}	500			ns
$t_v(\text{W-Q})$	Data valid time after WR	t_{WD}	120			ns
$t_d(\text{A-W})$	Delay time, address to WR signal	t_{AW}	230			ns
$t_d(\text{AZ-R})$	Delay time, address disable to RD signal	t_{AFC}	0			ns
$t_d(\text{AZ-PSEN})$	Delay time, address disable to PSEN signal	t_{AFC}	0			ns
$t_d(\text{PC-PROG})$	Delay time, port control to PROG signal	t_{CP}	110			ns
$t_v(\text{PROG-PC})$	Port control valid time after PROG	t_{PC}	130			ns
$t_p(\text{Q-PROG})$	Delay time, data to PROG signal	t_{DP}	220			ns
$t_v(\text{PROG-Q})$	Data valid time after PROG	t_{PD}	65			ns
$t_w(\text{PROGL})$	PROG low pulse width	t_{PP}	1510			ns
$t_d(\text{Q-ALE})$	Delay time, data to ALE signal	t_{PL}	400			ns
$t_v(\text{ALE-Q})$	Data valid time after ALE	t_{LP}	150			ns

Note 2: Conditions of measurement: control output $C_L = 80\text{pF}$
 data bus output, port output $C_L = 150\text{pF}$, $t_c = 2.5\mu\text{s}$
 Note 3: Reference levels for the input/output voltages are low level = 0.8V and high level = 2V

TIMING DIAGRAM**Read from External Data Memory****Write to External Data Memory****Instruction Fetch from External Program Memory****Port 2**