

# $\mu$ PD78062, 78063, 78064

## 8-BIT SINGLE-CHIP MICROCONTROLLER

### DESCRIPTION

$\mu$ PD78062/78063/78064 is a product in the  $\mu$ PD78064 subseries within the 78K/0 series, which incorporates LCD controller/driver, 8-bit resolution A/D converter, timer, serial interface, interrupt functions and many other peripheral hardwares.

A one-time PROM product capable of operating in the same power supply voltage range as of the mask ROM product, EPROM product and other development tools are also provided.

For the details of functional description, refer to the following user's manual.

$\mu$ PD78064 78064Y Subseries User's Manual : U10105E

78K/0 Series User's Manual (Instruction) : IEU-1372

### FEATURES

- Large on-chip ROM & RAM

| Item<br>Product Name | Program Memory<br>(ROM) | Data Memory             |                 | Package                                                         |
|----------------------|-------------------------|-------------------------|-----------------|-----------------------------------------------------------------|
|                      |                         | Internal High-Speed RAM | LCD Display RAM |                                                                 |
| μPD78062             | 16K bytes               | 512 bytes               | 40 × 4 bits     | 100-pin plastic QFP (fine pitch)<br>(14 × 14mm, 0.5 mm pitch)   |
| μPD78063             | 24K bytes               | 1024 bytes              |                 | 100-pin plastic QFP<br>(14 × 20 mm, 0.65 mm pitch)              |
| μPD78064             | 32K bytes               |                         |                 | 100-pin plastic LQFP (fine pitch)<br>(14 × 14 mm, 0.5 mm pitch) |

- Instruction execution time can be varied from high speed (0.4  $\mu$ s) to ultra-low speed (122  $\mu$ s)
- I/O ports: 57 (including segment signal output dual-function pins)
- LCD controller/driver
  - Supply voltage  $V_{DD} = 2.0$  to 6.0 V (Static display mode)
  - $V_{DD} = 2.5$  to 6.0 V (1/3 bias)
  - $V_{DD} = 2.7$  to 6.0 V (1/2 bias)
- 8-bit resolution A/D converter : 8 channels
- Serial interface : 2 channels
- Timer: 5 channels
- Supply voltage :  $V_{DD} = 2.0$  to 6.0 V

The information in this document is subject to change without notice.

# APPLICATIONS



Cellular phone, CD player, cameras, etc.


# ORDERING INFORMATION

|   | Part Number                                                                                                                                                          | Package                                                                              |
|---|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|
|   | μPD78062GC-xxx-7EA                                                                                                                                                   | 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness: 1.45 mm)              |
| ★ | μPD78062GC-xxx-8EU                                                                                                                                                   | 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)             |
|   | μPD78062GF-xxx-3BA                                                                                                                                                   | 100-pin plastic QFP (14 × 20mm)                                                      |
|   | μPD78063GC-xxx-7EA                                                                                                                                                   | 100-pin plastic QFP <sub>1</sub> (fine pitch) (14 × 14 mm, resin thickness: 1.45 mm) |
| ★ | μPD78063GC-xxx-8EU                                                                                                                                                   | 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)             |
|   | μPD78063GF-xxx-3BA                                                                                                                                                   | 100-pin plastic QFP (14 × 20mm)                                                      |
|   | μPD78064GC-xxx-7EA                                                                                                                                                   | 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness: 1.45 mm)              |
| ★ | μPD78064GC-xxx-8EU                                                                                                                                                   | 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness: 1.40 mm)             |
|   | μPD78064GF-xxx-3BA                                                                                                                                                   | 100-pin plastic QFP (14 × 20mm)                                                      |
| ★ | <b>Caution</b> The μPD78062GC, 78063GC, and 78064GC are available in two types of packages (refer to 12. PACKAGE DRAWINGS). For the available packages, consult NEC. |                                                                                      |
|   | <b>Remark</b> xxx is a ROM code suffix.                                                                                                                              |                                                                                      |

★ 78K/0 SERIES PRODUCT DEVELOPMENT

The following shows the 78 K/0 Series products development. Subseries name are shown inside frames.

 Products in mass production  
 Products under development  
 Y subseries products are compatible with IC bus.



**Note** Under planning

The following lists the main functional differences between subseries products.

| Function<br>Subseries Name |            | ROM<br>Capacity | Timer |        |                   |      | 8-bit<br>A/D | 10-bit<br>A/D | 8-bit<br>D/A                         | Serial<br>Interface                | I/O | V <sub>DD</sub> MIN.<br>Value                    | External<br>Expansion |    |       |
|----------------------------|------------|-----------------|-------|--------|-------------------|------|--------------|---------------|--------------------------------------|------------------------------------|-----|--------------------------------------------------|-----------------------|----|-------|
|                            |            |                 | 8-bit | 16-bit | Watch             | WDT  |              |               |                                      |                                    |     |                                                  |                       |    |       |
| Control                    | μPD78075B  | 32 K - 40 K     | 4 ch  | 1 ch   | 1 ch              | 1 ch | 8 ch         | —             | 2 ch                                 | 3 ch (UART : 1 ch)                 | 88  | 1.8 V                                            | ○                     |    |       |
|                            | μPD78078   | 48 K - 60 K     |       |        |                   |      |              |               |                                      |                                    | 61  | 2.7 V                                            |                       |    |       |
|                            | μPD78070A  | —               |       |        |                   |      |              |               |                                      |                                    |     |                                                  |                       |    |       |
|                            | μPD78001B  | 48 K - 60 K     | 2 ch  |        |                   |      |              | —             | 2 ch (time division<br>3-wire: 1 ch) | 88                                 |     |                                                  |                       |    |       |
|                            | μPD780058  | 24 K - 60 K     |       |        |                   |      |              |               | 2 ch                                 | 3 ch (time division<br>UART: 1 ch) | 68  | 1.8 V                                            |                       |    |       |
|                            | μPD78058F  | 48 K - 60 K     |       |        |                   |      |              |               |                                      | 3 ch (UART: 1 ch)                  | 69  | 2.7 V                                            |                       |    |       |
|                            | μPD78054   | 16 K - 60 K     |       |        |                   |      |              |               |                                      |                                    |     | 2.0 V                                            |                       |    |       |
|                            | μPD780034  | 8 K - 32 K      |       |        |                   |      |              |               | —                                    | 8 ch                               | —   | 3 ch (UART: 1 ch, time<br>division 3-wire: 1 ch) |                       | 51 | 1.8 V |
|                            | μPD780024  |                 |       |        |                   |      |              |               |                                      |                                    |     |                                                  |                       |    |       |
|                            | μPD78014H  |                 |       |        |                   |      |              |               |                                      |                                    |     | 2 ch                                             |                       | 53 |       |
|                            | μPD78018F  | 8 K - 60 K      |       |        | 2.7 V             |      |              |               |                                      |                                    |     |                                                  |                       |    |       |
|                            | μPD78014   | 8 K - 32 K      | —     | —      | —                 | 1 ch | 39           |               |                                      |                                    |     |                                                  |                       |    |       |
|                            | μPD780001  | 8 K             |       |        |                   |      |              | —             |                                      |                                    |     |                                                  |                       |    |       |
|                            | μPD780002  | 8 K - 16 K      |       |        |                   | 1 ch | —            | 53            | ○                                    |                                    |     |                                                  |                       |    |       |
| μPD78083                   |            |                 | —     | 8 ch   | 1 ch (UART: 1 ch) | 33   | 1.8 V        | —             |                                      |                                    |     |                                                  |                       |    |       |
| Inverter<br>control        | μPD780964  | 8 K - 32 K      | 3 ch  | Note   | —                 | 1 ch | —            | 8 ch          | —                                    | 2 ch (UART: 2 ch)                  | 47  | 2.7 V                                            | ○                     |    |       |
|                            | μPD780924  |                 |       |        |                   |      | 8 ch         | —             |                                      |                                    |     |                                                  |                       |    |       |
| FIP<br>drive               | μPD780208  | 32 K - 60 K     | 2 ch  | 1 ch   | 1 ch              | 1 ch | 8 ch         | —             | —                                    | 2 ch                               | 74  | 2.7 V                                            | —                     |    |       |
|                            | μPD780228  | 48 K - 60 K     | 3 ch  | —      | —                 |      |              |               |                                      | 1 ch                               | 72  | 4.5 V                                            |                       |    |       |
|                            | μPD78044H  | 32 K - 48 K     | 2 ch  | 1 ch   | 1 ch              |      |              |               |                                      |                                    | 68  | 2.7 V                                            |                       |    |       |
|                            | μPD78044F  | 16 K - 40 K     |       |        |                   | 2 ch |              |               |                                      |                                    |     |                                                  |                       |    |       |
| LCD<br>drive               | μPD780308  | 48 K - 60 K     | 2 ch  | 1 ch   | 1 ch              | 1 ch | 8 ch         | —             | —                                    | 3 ch (time division<br>UART: 1 ch) | 57  | 2.0 V                                            | —                     |    |       |
|                            | μPD78064B  | 32 K            |       |        |                   |      |              |               |                                      | 2 ch (UART : 1 ch)                 |     |                                                  |                       |    |       |
|                            | μPD78064   | 16 K - 32 K     |       |        |                   |      |              |               |                                      |                                    |     |                                                  |                       |    |       |
| IEBus<br>supported         | μPD78098   | 32 K - 60 K     | 2 ch  | 1 ch   | 1 ch              | 1 ch | 8 ch         | —             | 2 ch                                 | 3 ch (UART : 1 ch)                 | 69  | 2.7 V                                            | ○                     |    |       |
| LV                         | μPD78P0914 | 32 K            | 6 ch  | —      | —                 | 1 ch | 8 ch         | —             | —                                    | 2 ch                               | 54  | 4.5 V                                            | ○                     |    |       |

**Note** 10-bit timer: 1 channel

## FUNCTIONAL OUTLINE

| Product Name                                     |                                 | $\mu$ PD78062                                                                                                                                                                                                                                                                                                 | $\mu$ PD78063 | $\mu$ PD78064 |
|--------------------------------------------------|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|---------------|
| Item                                             |                                 |                                                                                                                                                                                                                                                                                                               |               |               |
| Internal memory                                  | ROM                             | 16K bytes                                                                                                                                                                                                                                                                                                     | 24K bytes     | 32K bytes     |
|                                                  | High-speed RAM                  | 512 bytes                                                                                                                                                                                                                                                                                                     | 1024 bytes    |               |
|                                                  | LCD display RAM                 | 40 $\times$ 4 bits                                                                                                                                                                                                                                                                                            |               |               |
| General registers                                |                                 | 8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)                                                                                                                                                                                                                                   |               |               |
| Instruction cycle                                |                                 | On-chip instruction execution time cycle modification function                                                                                                                                                                                                                                                |               |               |
|                                                  | When main system clock selected | 0.4 $\mu$ s/0.8 $\mu$ s/1.6 $\mu$ s/3.2 $\mu$ s/6.4 $\mu$ s/12.8 $\mu$ s (at 5.0 MHz operation)                                                                                                                                                                                                               |               |               |
|                                                  | When subsystem clock selected   | 122 $\mu$ s (at 32.768 kHz operation)                                                                                                                                                                                                                                                                         |               |               |
| Instruction set                                  |                                 | <ul style="list-style-type: none"><li>• 16-bit operation</li><li>• Multiplication/division (8 bits <math>\times</math> 8 bits, 16 bits <math>\div</math> 8 bits)</li><li>• Bit manipulation (set, reset, test, boolean operation)</li><li>• BCD correction, etc.</li></ul>                                    |               |               |
| I/O ports (including segment signal output pins) |                                 | Total : 57 <ul style="list-style-type: none"><li>• CMOS input : 2</li><li>• CMOS I/O : 55</li></ul>                                                                                                                                                                                                           |               |               |
| A/D converter                                    |                                 | • 8-bit resolution $\times$ 8 channels                                                                                                                                                                                                                                                                        |               |               |
| LCD controller/driver                            |                                 | <ul style="list-style-type: none"><li>• Segment signal output : Maximum 40</li><li>• Common signal output : Maximum 4</li><li>• Bias : 1/2 or 1/3 switchable</li></ul>                                                                                                                                        |               |               |
| Serial interface                                 |                                 | <ul style="list-style-type: none"><li>• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel</li><li>• 3-wire serial I/O/UART mode selectable : 1 channel</li></ul>                                                                                                                            |               |               |
| Timer                                            |                                 | <ul style="list-style-type: none"><li>• 16-bit timer/event counter : 1 channel</li><li>• 8-bit timer/event counter : 2 channels</li><li>• Watch timer : 1 channel</li><li>• Watchdog timer : 1 channel</li></ul>                                                                                              |               |               |
| Timer output                                     |                                 | 3 (14-bit PWM output capability : 1)                                                                                                                                                                                                                                                                          |               |               |
| Clock output                                     |                                 | 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock 5.0 MHz operation)<br>32.768 kHz (at subsystem clock 32.768 kHz operation)                                                                                                                          |               |               |
| Buzzer output                                    |                                 | 1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock 5.0 MHz operation)                                                                                                                                                                                                                                   |               |               |
| Vectored interrupt sources                       | Maskable                        | Internal : 12, external : 6                                                                                                                                                                                                                                                                                   |               |               |
|                                                  | Non-maskable                    | Internal : 1                                                                                                                                                                                                                                                                                                  |               |               |
|                                                  | Softwar                         | 1                                                                                                                                                                                                                                                                                                             |               |               |
| Test input                                       |                                 | Internal: 1, external: 1                                                                                                                                                                                                                                                                                      |               |               |
| Supply voltage                                   |                                 | VDD = 2.0 to 6.0 V                                                                                                                                                                                                                                                                                            |               |               |
| Package                                          |                                 | <ul style="list-style-type: none"><li>• 100-pin plastic QFP (Fine pitch) (14 <math>\times</math> 14 mm, resin thickness: 1.45 mm)</li><li>• 100-pin plastic QFP (14 <math>\times</math> 20 mm)</li><li>• 100-pin plastic LQFP (Fine pitch) (14 <math>\times</math> 14 mm, resin thickness: 1.40 mm)</li></ul> |               |               |

★


## 1. PIN CONFIGURATION (Top View)

- 100-pin plastic QFP (fine pitch)(14 × 14 mm, resin thickness: 1.45 mm)

$\mu$ PD78062GC-xxx-7EA, 78083GC-xxx-7EA, 78084GC-xxx-7EA

- ★ • 100-pin plastic LQFP (fine pitch)(14 × 14 mm, resin thickness: 1.40 mm)

$\mu$ PD78062GC-xxx-8EU, 78083GC-xxx-8EU, 78084GC-xxx-8EU



Cautions 1. Connect directly the IC (Internally Connected) pin to  $V_{ss}$ .


2. Connect the  $AV_{cc}$  pin to  $V_{cc}$ .

3. Connect the  $AV_{ss}$  pin to  $V_{ss}$ .

• 100-pin plastic QFP (14 × 20 mm)

μPD78062GF-xxx-3BA, 78063GF-xxx-3BA


μPD78064GF-xxx-3BA



- Cautions
1. Connect directly the IC (Internally Connected) pin to V<sub>ss</sub>.
  2. Connect the AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect the AV<sub>ss</sub> pin to V<sub>ss</sub>.

|                           |                              |                                      |                                 |
|---------------------------|------------------------------|--------------------------------------|---------------------------------|
| P00 to P05, P07           | : Port0                      | S0 to S39                            | : Segment Output                |
| P10 to P17                | : Port1                      | COM0 to COM3                         | : Common Output                 |
| P25 to P27                | : Port2                      | V <sub>LC0</sub> to V <sub>LC2</sub> | : LCD Power Supply              |
| P30 to P37                | : Port3                      | BIAS                                 | : LCD Power Supply Bias Control |
| P70 to P72                | : Port7                      | X1, X2                               | : Crystal (Main System Clock)   |
| P80 to P87                | : Port8                      | XT1, XT2                             | : Crystal (Subsystem Clock)     |
| P90 to P97                | : Port9                      | <u>RESET</u>                         | : Reset                         |
| P100 to P103              | : Port10                     | ANI0 to ANI7                         | : Analog Input                  |
| P110 to P117              | : Port11                     | AV <sub>DD</sub>                     | : Analog Power Supply           |
| INTP0 to INTP5            | : Interrupt from Peripherals | AV <sub>SS</sub>                     | : Analog Ground                 |
| TI00, TI01                | : Timer Input                | AV <sub>REF</sub>                    | : Analog Reference Voltage      |
| TI1, TI2                  | : Timer Input                | V <sub>DD</sub>                      | : Power Supply                  |
| TO0 to TO2                | : Timer Output               | V <sub>SS</sub>                      | : Ground                        |
| SB0, SB1                  | : Serial Bus                 | IC                                   | : Internally Connected          |
| SI0, SI2                  | : Serial Input               |                                      |                                 |
| SO0, SO2                  | : Serial Output              |                                      |                                 |
| <u>SCK0</u> , <u>SCK2</u> | : Serial Clock               |                                      |                                 |
| RxD                       | : Receive Data               |                                      |                                 |
| TxD                       | : Transmit Data              |                                      |                                 |
| ASCK                      | : Asynchronous Serial Clock  |                                      |                                 |
| PCL                       | : Programmable Clock         |                                      |                                 |
| BUZ                       | : Buzzer Clock               |                                      |                                 |

2. BLOCK DIAGRAM



**Remark** The internal ROM and RAM capacities differ depending on the product.

## 3. PIN FUNCTIONS

## 3.1 Port Pins (1/2)

| Pin Name             | I/O              | Function                                                                                                                                                                        |                                                                                                                          | After Reset   | Dual-Function Pin |
|----------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|---------------|-------------------|
| P00                  | Input            | Port 0<br>7-bit I/O port.                                                                                                                                                       | Input only                                                                                                               | Input         | INTP0/TI00        |
| P01                  | Input/<br>output |                                                                                                                                                                                 | Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software. | Input         | INTP1/TI01        |
| P02                  |                  |                                                                                                                                                                                 |                                                                                                                          |               | INTP2             |
| P03                  |                  |                                                                                                                                                                                 |                                                                                                                          |               | INTP3             |
| P04                  |                  |                                                                                                                                                                                 |                                                                                                                          |               | INTP4             |
| P05                  |                  |                                                                                                                                                                                 |                                                                                                                          |               | INTP5             |
| P07 <sup>Note1</sup> | Input            |                                                                                                                                                                                 | Input only                                                                                                               | Input         | XT1               |
| P10 to P17           | Input/<br>output | Port 1<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software. <sup>Note2</sup> | Input                                                                                                                    | ANI0 to ANI7  |                   |
| P25                  | Input/<br>output | Port 2<br>3-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.                  | Input                                                                                                                    | SI0/SB0       |                   |
| P26                  |                  |                                                                                                                                                                                 |                                                                                                                          | SO0/SB1       |                   |
| P27                  |                  |                                                                                                                                                                                 |                                                                                                                          | SCK0          |                   |
| P30                  | Input/<br>output | Port 3<br>8-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.                  | Input                                                                                                                    | TO0           |                   |
| P31                  |                  |                                                                                                                                                                                 |                                                                                                                          | TO1           |                   |
| P32                  |                  |                                                                                                                                                                                 |                                                                                                                          | TO2           |                   |
| P33                  |                  |                                                                                                                                                                                 |                                                                                                                          | TI1           |                   |
| P34                  |                  |                                                                                                                                                                                 |                                                                                                                          | TI2           |                   |
| P35                  |                  |                                                                                                                                                                                 |                                                                                                                          | PCL           |                   |
| P36                  |                  |                                                                                                                                                                                 |                                                                                                                          | BUZ           |                   |
| P37                  |                  |                                                                                                                                                                                 |                                                                                                                          | —             |                   |
| P70                  | Input/<br>output | Port 7<br>3-bit input/output port.<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.                  | Input                                                                                                                    | SI2/RxD       |                   |
| P71                  |                  |                                                                                                                                                                                 |                                                                                                                          | SO2/TxD       |                   |
| P72                  |                  |                                                                                                                                                                                 |                                                                                                                          | SCK2/<br>ASCK |                   |

- Notes**
- When using the P07/XT1 pins as an input port, set (1) bit 6 (FRC) of the processor clock control register (PCC) (the on-chip feedback resistor of the subsystem clock oscillator should not be used).
  - When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, port 1 is set to input mode. However, on-chip pull-up resistor is not automatically used.

## 3.1 Port Pins (2/2)

| Pin Name        | I/O              | Function                                                                                                                                                                                                                                                                             | After Reset | Dual-Function Pin |
|-----------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-------------------|
| P80 to P87      | Input/<br>output | Port 8<br>8-bit input/output port<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.<br>Input/output port/segment signal output function can be specified in 2-bit unit by the LCD control register (LCDC). | Input       | S39 to S32        |
| P90 to P97      | Input/<br>output | Port 9<br>8-bit input/output port<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.<br>Input/output port/segment signal output function can be specified in 2-bit unit by the LCD control register (LCDC). | Input       | S31 to S24        |
| P100 to<br>P103 | Input/<br>output | Port 10<br>4-bit input/output port<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.<br>LED direct drive capability.                                                                                       | Input       | —                 |
| P110 to<br>P117 | Input/<br>output | Port 11<br>8-bit input/output port<br>Input/output can be specified bit-wise.<br>When used as an input port, on-chip pull-up resistor can be used by software.<br>Falling edge detection capability.                                                                                 | Input       | —                 |

### 3.2 Other Pins (1/2)

| Pin Name                             | I/O          | Function                                                                                                                                         | After Reset | Dual-Function Pin |
|--------------------------------------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-------------------|
| INTP0                                | Input        | External interrupt request input by which the effective edge (rising edge, falling edge, or both rising edge and falling edge) can be specified. | Input       | P00/TI00          |
| INTP1                                |              |                                                                                                                                                  |             | P01/TI01          |
| INTP2                                |              |                                                                                                                                                  |             | P02               |
| INTP3                                |              |                                                                                                                                                  |             | P03               |
| INTP4                                |              |                                                                                                                                                  |             | P04               |
| INTP5                                |              |                                                                                                                                                  |             | P05               |
| SI0                                  | Input        | Serial interface serial data input.                                                                                                              | Input       | P25/SB0           |
| SI2                                  |              |                                                                                                                                                  |             | P70/RxD           |
| SO0                                  | Output       | Serial interface serial data output.                                                                                                             | Input       | P26/SB1           |
| SO2                                  |              |                                                                                                                                                  |             | P71/TxD           |
| SB0                                  | Input/output | Serial interface serial data input/output.                                                                                                       | Input       | P25/SI0           |
| SB1                                  |              |                                                                                                                                                  |             | P26/SO0           |
| SCK0                                 | Input/output | Serial interface serial clock input/output.                                                                                                      | Input       | P27               |
| SCK2                                 |              |                                                                                                                                                  |             | P72/ASCK          |
| RxD                                  | Input        | Asynchronous serial interface serial data input.                                                                                                 | Input       | P70/SI2           |
| TxD                                  | Output       | Asynchronous serial interface serial data output.                                                                                                | Input       | P71/SO2           |
| ASCK                                 | Input        | Asynchronous serial interface serial clock input.                                                                                                | Input       | P72/SCK2          |
| TI00                                 | Input        | External count clock input to 16-bit timer (TM0).                                                                                                | Input       | P00/INTP0         |
| TI01                                 |              | Capture trigger signal input to capture register (CR00).                                                                                         |             | P01/INTP1         |
| TI1                                  |              | External count clock input to 8-bit timer (TM1).                                                                                                 |             | P33               |
| TI2                                  |              | External count clock input to 8-bit timer (TM2).                                                                                                 |             | P34               |
| TO0                                  | Output       | 16-bit timer (TM0) output (shared with 14-bit PWM output).                                                                                       | Input       | P30               |
| TO1                                  |              | 8-bit timer (TM1) output.                                                                                                                        |             | P31               |
| TO2                                  |              | 8-bit timer (TM2) output.                                                                                                                        |             | P32               |
| PCL                                  | Output       | Clock output (for main system clock, subsystem clock trimming).                                                                                  | Input       | P35               |
| BUZ                                  | Output       | Buzzer output.                                                                                                                                   | Input       | P36               |
| S0 to S23                            | Output       | LCD controller/driver segment signal output.                                                                                                     | Output      | —                 |
| S24 to S31                           |              |                                                                                                                                                  | Input       | P97 to P90        |
| S32 to S39                           |              |                                                                                                                                                  |             | P87 to P80        |
| COM0 to COM3                         | Output       | LCD controller/driver common signal output.                                                                                                      | Output      | —                 |
| V <sub>LC0</sub> to V <sub>LC2</sub> | —            | LCD drive voltage. Split resistors can be incorporated by mask option.                                                                           | —           | —                 |
| BIAS                                 | —            | LCD drive power supply.                                                                                                                          | —           | —                 |

## 3.2 Other Pins (2/2)

| Pin Name          | I/O   | Function                                                        | After Reset | Dual-Function Pin |
|-------------------|-------|-----------------------------------------------------------------|-------------|-------------------|
| ANI0 to ANI7      | Input | A/D converter analog input.                                     | Input       | P10 to P17        |
| AV <sub>REF</sub> | Input | A/D converter reference voltage input.                          | —           | —                 |
| AV <sub>DD</sub>  | —     | A/D converter analog power supply. Connect to V <sub>DD</sub> . | —           | —                 |
| AV <sub>SS</sub>  | —     | A/D converter ground potential. Connect to V <sub>SS</sub> .    | —           | —                 |
| RESET             | Input | System reset input.                                             | —           | —                 |
| X1                | Input | Main system clock oscillation crystal connection.               | —           | —                 |
| X2                | —     |                                                                 | —           | —                 |
| XT1               | Input | Subsystem clock oscillation crystal connection.                 | Input       | P07               |
| XT2               | —     |                                                                 | —           | —                 |
| V <sub>DD</sub>   | —     | Positive power supply.                                          | —           | —                 |
| V <sub>SS</sub>   | —     | Ground potential.                                               | —           | —                 |
| IC                | —     | Internal connection. Connect directly to V <sub>SS</sub> pin.   | —           | —                 |

## 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1.

For the input/output circuit configuration of each type, refer to **Figure 3-1**.

Table 3-1. Input/Output Circuit Type of Each Pin (1/2)

| Pin Name             | Input/output<br>Circuit Type | I/O          | Recommended Connection when not Used                    |
|----------------------|------------------------------|--------------|---------------------------------------------------------|
| P00/INTP0/TI00       | 2                            | Input        | Connected to Vss .                                      |
| P01/INTP1/TI01       | 8-A                          | Input/output | Independently connected to Vss through resistor.        |
| P02/INTP2            |                              |              |                                                         |
| P03/INTP3            |                              |              |                                                         |
| P04/INTP4            |                              |              |                                                         |
| P05/INTP5            |                              |              |                                                         |
| P07/XT1              | 16                           | Input        | Connected to VDD .                                      |
| P10/ANI0 to P17/ANI7 | 11                           | Input/output | Independently connected to VDD or Vss through resistor. |
| P25/SI0/SB0          | 10-A                         |              |                                                         |
| P26/SO0/SB1          |                              |              |                                                         |
| P27/SCK0             |                              |              |                                                         |
| P30/TO0              | 5-A                          |              |                                                         |
| P31/TO1              |                              |              |                                                         |
| P32/TO2              |                              |              |                                                         |

Table 3-1. Input/Output Circuit Type of Each Pin (2/2)

| Pin Name                             | Input/output<br>Circuit Type | I/O          | Recommended Connection when not Used                                            |
|--------------------------------------|------------------------------|--------------|---------------------------------------------------------------------------------|
| P33/TI1                              | 8-A                          | Input/output | Independently connected to V <sub>DD</sub> or V <sub>SS</sub> through resistor. |
| P34/TI2                              |                              |              |                                                                                 |
| P35/PCL                              | 5-A                          |              |                                                                                 |
| P36/BUZ                              |                              |              |                                                                                 |
| P37                                  |                              |              |                                                                                 |
| P70/SI2/RxD                          | 8-A                          |              |                                                                                 |
| P71/SO2/TxD                          | 5-A                          |              |                                                                                 |
| P72/SCK2/ASCK                        | 8-A                          |              |                                                                                 |
| P80/S39 to P87/S32                   | 17-A                         |              |                                                                                 |
| P90/S31 to P97/S24                   |                              |              |                                                                                 |
| P100 to P103                         | 5-A                          |              |                                                                                 |
| P110 to P117                         | 5-D                          |              | Independently connected to V <sub>DD</sub> through resistor.                    |
| S0 to S23                            | 17                           | Output       | Leave open.                                                                     |
| COM0 to COM3                         | 18                           |              |                                                                                 |
| V <sub>IC0</sub> to V <sub>IC2</sub> | —                            | —            | —                                                                               |
| BIAS                                 | —                            | —            |                                                                                 |
| RESET                                | 2                            | Input        | —                                                                               |
| XT2                                  | 16                           | —            | Leave open.                                                                     |
| AV <sub>REF</sub>                    | —                            |              | Connected to V <sub>SS</sub> .                                                  |
| AV <sub>DD</sub>                     |                              |              | Connected to V <sub>DD</sub> .                                                  |
| AV <sub>SS</sub>                     |                              |              | Connected to V <sub>SS</sub> .                                                  |
| IC                                   |                              |              | Connected directly to V <sub>SS</sub> .                                         |

Figure 3-1. Pin Input/Output Circuits (1/2)






Figure 3-1. Pin Input/Output Circuits (2/2)



# 4. MEMORY SPACE

The memory map of μPD78062/78063/78064 is shown in Figure 4-1.

Figure 4-1. Memory Map



**Note** The Internal ROM and Internal High-Speed RAM capacities differ depending on the product. (refer to the following table.)

| Product Name | Last Address of Internal ROM<br>nnnnH | Start Address of Internal<br>High-Speed RAM mmmmH |
|--------------|---------------------------------------|---------------------------------------------------|
| μPD78062     | 3FFFFH                                | FD00H                                             |
| μPD78063     | 5FFFFH                                | FB00H                                             |
| μPD78064     | 7FFFFH                                |                                                   |

## 5. PERIPHERAL HARDWARE FUNCTION FEATURE

### 5.1 Port

There are two kinds of I/O port.

|                                                        |      |
|--------------------------------------------------------|------|
| • CMOS input (P00, P07)                                | : 2  |
| • CMOS input/output (P01 to P05, Port 1 to 3, 7 to 11) | : 55 |
| Total                                                  | : 57 |

Table 5-1. Functions of Ports

| Name    | Pin Name     | Function                                                                                                                                                                                                                                           |
|---------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Port 0  | P00, P07     | Dedicated input port                                                                                                                                                                                                                               |
|         | P01 to P05   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.                                                                                                                |
| Port 1  | P10 to P17   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.                                                                                                                |
| Port 2  | P25 to P27   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.                                                                                                                |
| Port 3  | P30 to P37   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.                                                                                                                |
| Port 7  | P70 to P72   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.                                                                                                                |
| Port 8  | P80 to P87   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.<br>Input/output port/segment signal output function specifiable in 2-bit units by LCD control register (LCDC). |
| Port 9  | P90 to P97   | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.<br>Input/output port/segment signal output function specifiable in 2-bit units by LCD control register (LCDC). |
| Port 10 | P100 to P103 | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.<br>Direct LED drive capability.                                                                                |
| Port 11 | P110 to P117 | Input/output port. Input/output specifiable bit-wise.<br>When used as input port, on-chip pull-up resistor can be used by software.<br>Test flag (KRIF) is set to 1 by falling edge detection.                                                     |


## 5.2 Clock Generator

There are two kinds of clocks, main system clock and subsystem clock.

The instruction execution time can also be changed.

- 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (main system clock: in 5.0 MHz operation)
- 122 μs (subsystem clock: in 32.768 kHz operation)

Figure 5-1. Clock Generator Block Diagram



## 5.3 Timer/Event Counter

Five timer/event counter channels are incorporated.

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Timer/Event Counter Types and Functions

|          |                         | 16-bit Timer/<br>Event Counter | 8-bit Timer/<br>Event Counter | Watch Timer | Watchdog Timer |
|----------|-------------------------|--------------------------------|-------------------------------|-------------|----------------|
| Type     | Interval timer          | 1 channel                      | 2 channels                    | 1 channel   | 1 channel      |
|          | External event counter  | 1 channel                      | 2 channels                    | —           | —              |
| Function | Timer output            | 1 output                       | 2 outputs                     | —           | —              |
|          | PWM output              | 1 output                       | —                             | —           | —              |
|          | Pulse width measurement | 2 inputs                       | —                             | —           | —              |
|          | Square wave output      | 1 output                       | 2 outputs                     | —           | —              |
|          | One-shot pulse output   | 1 output                       | —                             | —           | —              |
|          | Interrupt request       | 2                              | 2                             | 2           | 1              |
|          | Test input              | —                              | —                             | 1 input     | —              |

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counter Block Diagram




Figure 5-4. Watch Timer Block Diagram





Figure 5-5. Watchdog Timer Block Diagram




#### 5.4 Clock Output Control Circuit

Clocks of the following frequency can be output as clock outputs.

- 19.5 kHz/39.1kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (main system clock: in 5.0 kHz operation)
- 32.768 kHz (subsystem clock: in 32.768 kHz operation)

Figure 5-6. Clock Output Circuit Block Diagram




#### 5.5 Buzzer Output Control Circuit

Clocks of the following frequency can be output as buzzer outputs.

- 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (main system clock : in 5.0 MHz operation)

Figure 5-7. Buzzer Output Control Circuit Block Diagram




## 5.6 A/D Converter

Eight 8-bit resolution A/D converter channels are incorporated.

The following two types of start-up method are available.

- Hardware start
- Software start

Figure 5-8. A/D Converter Block Diagram



## 5.7 Serial Interface

Two clocked serial interface channels are incorporated.

- Serial interface channel 0
- Serial interface channel 2

Table 5-3. Serial Interface Channel Block Diagram

| Function                                  | Serial Interface Channel 0   | Serial Interface Channel 2                     |
|-------------------------------------------|------------------------------|------------------------------------------------|
| 3-wire serial I/O mode                    | ○ (MSB/LSB-first switchable) | ○ (MSB/LSB-first switchable)                   |
| SBI (serial bus interface) mode           | ○ (MSB-first)                | —                                              |
| 2-wire serial I/O mode                    | ○ (MSB-first)                | —                                              |
| Asynchronous serial interface (UART) mode | —                            | ○ (Dedicated baud rate generator incorporated) |

Figure 5-9. Serial Interface Channel 0 Block Diagram





Figure 5-10. Serial Interface Channel 2 Block Diagram



### 5.8 LCD Controller/Driver


An LCD controller/driver with the following functions is incorporated.

- Selection of 5 types of display mode
- 16 of the segment signal of outputs can be switched to input/output ports in units of 2.  
(P80/S39 to P87/S32, P90/S31 to P97/S24)

**Table 5-4. Display Mode Types and Maximum Number of Display Pixels**

| Bias Method | Time Multiplexing | Common Signal Used  | Maximum Number of Display Pixels     |
|-------------|-------------------|---------------------|--------------------------------------|
| —           | Static            | COM0 (COM1 to COM3) | 40 (40 segments $\times$ 1 common)   |
| 1/2         | 2                 | COM0, COM1          | 80 (40 segments $\times$ 2 commons)  |
|             | 3                 | COM0 to COM2        | 120 (40 segments $\times$ 3 commons) |
| 1/3         | 3                 | COM0 to COM2        | 120 (40 segments $\times$ 3 commons) |
|             | 4                 | COM0 to COM3        | 160 (40 segments $\times$ 4 commons) |

**Figure 5-11. LCD Controller/Driver Block Diagram**



## 6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

### 6.1 Interrupt Functions

The following three types, 20 sources of interrupt functions are available:

- Non-maskable : 1
- Maskable : 18
- Software : 1

Table 6-1. Interrupt Source List


| Interrupt Type | Default Priority <sup>Note1</sup> | Interrupt Source |                                                                                   | Internal/ External | Vector Table Address | Basic Configuration Type <sup>Note2</sup> |
|----------------|-----------------------------------|------------------|-----------------------------------------------------------------------------------|--------------------|----------------------|-------------------------------------------|
|                |                                   | Name             | Trigger                                                                           |                    |                      |                                           |
| Non-maskable   | —                                 | INTWDT           | Watchdog timer overflow (with watchdog timer mode 1 selected)                     | Internal           | 0004H                | (A)                                       |
| Maskable       | 0                                 | INTWDT           | Watchdog timer overflow (with interval timer mode selected)                       |                    |                      |                                           |
|                | 1                                 | INTP0            | Pin input edge detection                                                          | External           | 0006H                | (C)                                       |
|                | 2                                 | INTP1            |                                                                                   |                    | 0008H                | (D)                                       |
|                | 3                                 | INTP2            |                                                                                   |                    | 000AH                |                                           |
|                | 4                                 | INTP3            |                                                                                   |                    | 000CH                |                                           |
|                | 5                                 | INTP4            |                                                                                   |                    | 000EH                |                                           |
|                | 6                                 | INTP5            |                                                                                   |                    | 0010H                |                                           |
|                | 7                                 | INTCSIO          | Serial interface channel 0 transfer termination                                   | Internal           | 0014H                | (B)                                       |
|                | 8                                 | INTSER           | Serial interface channel 2 UART reception error generation                        |                    | 0018H                |                                           |
|                | 9                                 | INTSR            | Serial interface channel 2 UART reception termination                             |                    | 001AH                |                                           |
|                |                                   | INTCS12          | Serial interface channel 2 3-wire transfer termination                            |                    |                      |                                           |
|                | 10                                | INTST            | Serial interface channel 2 UART transmission termination                          |                    | 001CH                |                                           |
|                | 11                                | INTTM3           | Reference time interval signal from watch timer                                   |                    | 001EH                |                                           |
|                | 12                                | INTTM00          | 16-bit timer register and capture/compare register (CR00) match signal generation |                    | 0020H                |                                           |
|                | 13                                | INTTM01          | 16-bit timer register and capture/compare register (CR01) match signal generation |                    | 0022H                |                                           |
|                | 14                                | INTTM1           | 8-bit timer/event counter 1 match signal generation                               |                    | 0024H                |                                           |
|                | 15                                | INTTM2           | 8-bit timer/event counter 2 match signal generation                               |                    | 0026H                |                                           |
|                | 16                                | INTAD            | A/D converter conversion termination                                              |                    | 0028H                |                                           |
| Software       | —                                 | BRK              | BRK instruction execution                                                         | —                  | 003EH                | (E)                                       |

**Notes** 1. Default priority is a priority order when more than one maskable interrupt request is generated simultaneously. 0 is the highest and 16 the lowest.


2. Basic configuration types (A) to (E) correspond to those shown in Figure 6-1.

Figure 6-1. Basic Configuration of Interrupt Functions (1/2)

## (A) Internal non-maskable interrupt



## (B) Internal maskable interrupt



## (C) External maskable interrupt (INTPO)






Figure 6-1. Basic Configuration of Interrupt Functions (2/2)

## (D) External maskable interrupt (except INTPO)



## (E) Software interrupt



- IF : Interrupt request flag  
 IE : Interrupt enable flag  
 ISP : In-service priority flag  
 MK : Interrupt mask flag  
 PR : Priority specification flag


## 6.2 Test Functions

There are two sources of test functions as shown in Table 6-2.

**Table 6-2. Test Input Source List**

| Test Input Source |                                | Internal/External |
|-------------------|--------------------------------|-------------------|
| Name              | Trigger                        |                   |
| INTWT             | Watch timer overflow           | Internal          |
| INTPT11           | Port 11 falling edge detection | External          |

**Figure 6-2. Basic Configuration of Test Function**



IF : Test input flag


MK : Test mask flag

## 7. STANDBY FUNCTION

The standby function is a function to reduce the consumption current and there are the following two kinds of standby functions.

- HALT mode : Halts CPU operating clock and can reduce average consumption current by the intermittent operation along with the normal operation.
- STOP mode : Halts main system clock oscillation. Halts all operations with the main system clock and sets ultra-low consumption current state with subsystem clock only.

Figure 7-1. Standby Function



**Note** Halting the main system clock enables the consumption current to be reduced.

When the CPU is operated by the subsystem clock, the main system clock should be halted by setting the bit 7 (MCC) of the processor clock control register (PCC).

The STOP instruction is not available.

**Caution** When the main system clock is stopped and the system is operated by the subsystem clock, the main system clock should be returned to after securing the oscillation stabilization time in software.

## 8. RESET FUNCTION

There are the following two kinds of resetting methods.

- External reset by  $\overline{\text{RESET}}$  pin.
- Internal reset by watchdog timer hung-up time detection.

## 9. INSTRUCTION SET

## (1) 8-bit instruction

MOV, XCH, ADD, ADDC, SUB, SUBS, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

| 2nd operand<br>1st operand    | #byte                                                        | A                                                            | psw                                                                 | sfr        | saddr                                                               | laddr16                                                             | PSW | [DE]       | [HL]                                                                | [HL+byte]<br>[HL+B]<br>[HL+C]                                       | Saddr16 | 1                          | None         |
|-------------------------------|--------------------------------------------------------------|--------------------------------------------------------------|---------------------------------------------------------------------|------------|---------------------------------------------------------------------|---------------------------------------------------------------------|-----|------------|---------------------------------------------------------------------|---------------------------------------------------------------------|---------|----------------------------|--------------|
| A                             | ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP        |                                                              | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV | MOV<br>XCH | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV<br>XCH<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP |         | ROR<br>ROL<br>RORC<br>ROLC |              |
| r                             | MOV                                                          | MOV<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            | INC<br>DEC   |
| ★ B, C                        |                                                              |                                                              |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     | DBNZ    |                            |              |
| sfr                           | MOV                                                          | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            |              |
| saddr                         | MOV<br>ADD<br>ADDC<br>SUB<br>SUBC<br>AND<br>OR<br>XOR<br>CMP | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     | DBNZ    |                            | INC<br>DEC   |
| laddr16                       |                                                              | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            |              |
| PSW                           | MOV                                                          | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            | PUSH<br>POP  |
| [DE]                          |                                                              | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            |              |
| [HL]                          |                                                              | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            | ROR4<br>ROL4 |
| [HL+byte]<br>[HL+B]<br>[HL+C] |                                                              | MOV                                                          |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            |              |
| X                             |                                                              |                                                              |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            | MULU         |
| C                             |                                                              |                                                              |                                                                     |            |                                                                     |                                                                     |     |            |                                                                     |                                                                     |         |                            | DIVUW        |

Note Except r = A

## (2) 16-bit instruction

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

| 2nd operand<br>1st operand | #word                | AX                   | rp <sup>Note</sup> | sfrp | saddrp | !addr16 | SP   | None                    |
|----------------------------|----------------------|----------------------|--------------------|------|--------|---------|------|-------------------------|
| A                          | ADDW<br>SUBW<br>CMPW |                      | MOVW<br>XCHW       | MOVW | MOVW   | MOVW    | MOVW |                         |
| rp                         | MOVW                 | MOVW <sup>Note</sup> |                    |      |        |         |      | INCW, DECW<br>PUSH, POP |
| sfrp                       | MOVW                 | MOVW                 |                    |      |        |         |      |                         |
| saddrp                     | MOVW                 | MOVW                 |                    |      |        |         |      |                         |
| !addr16                    |                      | MOVW                 |                    |      |        |         |      |                         |
| SP                         | MOVW                 | MOVW                 |                    |      |        |         |      |                         |

**Note** Only when rp=BC, DE, HL

## (3) Bit manipulation instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

| 2nd operand<br>1st operand | A.bit                       | sfr.bit                     | saddr.bit                   | PSW.bits                    | [HL].bit                    | CY   | Saddr16           | None                 |
|----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|-------------------|----------------------|
| A.bit                      |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| sfr.bit                    |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| saddr.bit                  |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| PSW.bit                    |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| [HL].bit                   |                             |                             |                             |                             |                             | MOV1 | BT<br>BF<br>BTCLR | SET1<br>CLR1         |
| CY                         | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 | MOV1<br>AND1<br>OR1<br>XOR1 |      |                   | SET1<br>CLR1<br>NOT1 |

## (4) Call instruction/branch instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DNZB

| 2nd Operand<br>1st Operand | AX | !addr16    | !addr11 | [addr5] | Saddr16                  |
|----------------------------|----|------------|---------|---------|--------------------------|
| Basic instruction          | BR | CALL<br>BR | CALLF   | CALLT   | BR, BC, BNC,<br>BZ, BNZ  |
| Compound<br>Instruction    |    |            |         |         | BT, BF,<br>BTCLR<br>DBNZ |

## (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

## 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25 °C)

| Parameter                     | Symbol                              | Test Conditions                                                                   |                  | Rating                                          | Unit |
|-------------------------------|-------------------------------------|-----------------------------------------------------------------------------------|------------------|-------------------------------------------------|------|
| Supply voltage                | V <sub>DD</sub>                     |                                                                                   |                  | -0.3 to +7.0                                    | V    |
|                               | AV <sub>DD</sub>                    |                                                                                   |                  | -0.3 to V <sub>DD</sub> +0.3                    | V    |
|                               | AV <sub>REF</sub>                   |                                                                                   |                  | -0.3 to V <sub>DD</sub> +0.3                    | V    |
|                               | AV <sub>SS</sub>                    |                                                                                   |                  | -0.3 to +0.3                                    | V    |
| Input voltage                 | V <sub>I</sub>                      |                                                                                   |                  | -0.3 to V <sub>DD</sub> +0.3                    | V    |
| Output voltage                | V <sub>O</sub>                      |                                                                                   |                  | -0.3 to V <sub>DD</sub> +0.3                    | V    |
| Analog input voltage          | V <sub>AN</sub>                     | P10 to P17                                                                        | Analog input pin | AV <sub>SS</sub> -0.3 to AV <sub>REF</sub> +0.3 | V    |
| Output current high           | I <sub>OH</sub>                     | 1 pin                                                                             |                  | -10                                             | mA   |
|                               |                                     | Total for P00 to P05, P07, P10 to P17, P100, P101 & P110 to P117                  |                  | -15                                             | mA   |
|                               |                                     | Total for P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P102 & P103 |                  | -15                                             | mA   |
| Output current low            | I <sub>OL</sub> <small>Note</small> | 1 pin                                                                             | Peak value       | 30                                              | mA   |
|                               |                                     |                                                                                   | r.m.s. value     | 15                                              | mA   |
|                               |                                     | Total for P00 to P05, P10 to P17, P100, P101 & P110 to P117                       | Peak value       | 100                                             | mA   |
|                               |                                     |                                                                                   | r.m.s. value     | 70                                              | mA   |
|                               |                                     | Total for P30 to P37, P102 & P103                                                 | Peak value       | 100                                             | mA   |
|                               |                                     |                                                                                   | r.m.s. value     | 70                                              | mA   |
|                               |                                     | Total for P25 to P27, P70 to P72, P80 to P87 & P90 to P97                         | Peak value       | 50                                              | mA   |
|                               |                                     |                                                                                   | r.m.s. value     | 20                                              | mA   |
| Operating ambient temperature | T <sub>A</sub>                      |                                                                                   |                  | -40 to +85                                      | °C   |
| Storage temperature           | T <sub>stg</sub>                    |                                                                                   |                  | -65 to +150                                     | °C   |

**Note** The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] ×  $\sqrt{\text{Duty}}$




**Caution** The product quality may be damaged even if a value of only one of the above parameters exceeds the absolute maximum rating or any value exceeds the absolute maximum rating for an instant. That is, the absolute maximum rating is a rating value which may cause a product to be damaged physically. The absolute maximum rating values must therefore be observed in using the product.

**Remark** Unless otherwise specified, the characteristics of dual-function pins are the same as those of port pins.

Capacitance ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{SS} = 0\text{ V}$ )

| Parameter          | Symbol    | Test Conditions                                           | MIN. | TYP. | MAX. | Unit |
|--------------------|-----------|-----------------------------------------------------------|------|------|------|------|
| Input capacitance  | $C_{IN}$  | $f = 1\text{ MHz}$<br>unmeasured pins<br>returned to 0 V. |      |      | 15   | pF   |
| Output capacitance | $C_{OUT}$ |                                                           |      |      | 15   | pF   |
| I/O capacitance    | $C_{IO}$  |                                                           |      |      | 15   | pF   |

Main System Clock Oscillator Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 2.0$  to  $6.0\text{ V}$ )

| Oscillator         | Recommended circuit                                                               | Parameter                                             | Test conditions                                      | MIN. | TYP. | MAX.     | Unit |
|--------------------|-----------------------------------------------------------------------------------|-------------------------------------------------------|------------------------------------------------------|------|------|----------|------|
| Ceramic oscillator |  | Oscillator frequency ( $f_x$ ) <sup>Note1</sup>       | $V_{DD} = \text{Oscillator voltage range}$           | 1    |      | 5        | MHz  |
|                    |                                                                                   | Oscillation stabilization time <sup>Note2</sup>       | After $V_{DD}$ reaches oscillator voltage range MIN. |      |      | 4        | ms   |
| Crystal resonator  |  | Oscillator frequency ( $f_x$ ) <sup>Note1</sup>       |                                                      | 1    |      | 5        | MHz  |
|                    |                                                                                   | Oscillation stabilization time <sup>Note2</sup>       | $V_{DD} = 4.5$ to $6.0\text{ V}$                     |      |      | 10<br>30 | ms   |
| External clock     |  | X1 input frequency ( $f_x$ ) <sup>Note1</sup>         |                                                      | 1.0  |      | 5.0      | MHz  |
|                    |                                                                                   | X1 input high/low level width ( $t_{bH}$ , $t_{bL}$ ) |                                                      | 85   |      | 500      | ns   |

**Notes** 1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

**Cautions** 1. When using the main system clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as  $V_{SS}$ .
- Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. If the main system clock oscillator is operated by the subsystem clock when the main system clock is stopped, reswitching to the main system clock should be performed after the stable oscillation time has been obtained by the program.

Subsystem Clock Oscillator Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \approx 2.0$  to  $6.0$  V)

| Resonator         | Recommended Circuit | Parameter                                                 | Test Conditions           | MIN. | TYP.   | MAX. | Unit |
|-------------------|---------------------|-----------------------------------------------------------|---------------------------|------|--------|------|------|
| Crystal resonator |                     | Oscillator frequency<br>( $f_{cr}$ ) <small>Note1</small> |                           | 32   | 32.768 | 35   | kHz  |
|                   |                     | Oscillation stabilization time<br><small>Note2</small>    | $V_{DD} = 4.5$ to $6.0$ V |      | 1.2    | 2    | s    |
| External clock    |                     | XT1 input frequency<br>( $f_{cr}$ ) <small>Note1</small>  |                           | 32   |        | 100  | kHz  |
|                   |                     | XT1 input high-/low-level width<br>( $t_{MH}/t_{ML}$ )    |                           | 5    |        | 15   | μs   |

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
  2. Time required to stabilize oscillation after  $V_{DD}$  has reached the minimum oscillation voltage range.

**Cautions** 1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
  - Wiring should not cross other signal lines.
  - Wiring should not be placed close to a varying high current.
  - The potential of the oscillator capacitor ground should be the same as  $V_{SS}$ .
  - Do not ground it to the ground pattern in which a high current flows.
  - Do not fetch a signal from the oscillator.
2. The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, causing misoperation by noise more frequently than the main system clock oscillation circuit. Special care should therefore be taken to wiring method when the subsystem clock is used.

# Recommended Oscillator Constant

Main system clock: ceramic oscillator ( $T_A = -40$  to  $+85$  °C)

| Manufacturer                                | Product Name | Frequency (MHz) | Recommended Circuit Constant |          | Oscillator Voltage Range |          | Remarks         |
|---------------------------------------------|--------------|-----------------|------------------------------|----------|--------------------------|----------|-----------------|
|                                             |              |                 | C1 (pF)                      | C2 (pF)  | MIN. (V)                 | MAX. (V) |                 |
| Murata Mfg. Co., Ltd.                       | CSA5.00MG    | 5.00            | 30                           | 30       | 2.2                      | 6.0      |                 |
|                                             | CST5.00MGW   | 5.00            | Built-in                     | Built-in | 2.7                      | 6.0      |                 |
| Matsushita Electronics Components Co., Ltd. | EF0GC5004A4  | 5.00            | Built-in                     | Built-in | 2.7                      | 6.0      | Lead type       |
|                                             | EF0EC5004A4  | 5.00            | Built-in                     | Built-in | 2.0                      | 6.0      | Round lead type |
|                                             | EF0EN5004A4  | 5.00            | 33                           | 33       | 2.7                      | 6.0      | Lead type       |
|                                             | EF0S5004B5   | 5.00            | Built-in                     | Built-in | 2.7                      | 6.0      | Chip type       |
| Kyocera Corporation                         | KBR-5.0MSA   | 5.00            | 33                           | 33       | 2.7                      | 6.0      | Lead type       |
|                                             | PBRC5.00A    | 5.00            | 33                           | 33       | 2.7                      | 6.0      | Chip type       |
|                                             | KBR-5.0MKS   | 5.00            | Built-in                     | Built-in | 2.7                      | 6.0      | Lead type       |
|                                             | KBR-5.0MWS   | 5.00            | Built-in                     | Built-in | 2.7                      | 6.0      | Chip type       |

Subsystem clock: crystal resonator ( $T_A = -40$  to  $+60$  °C)

| Manufacturer        | Product Name                                               | Frequency (kHz) | Recommended Circuit Constant |         |         | Oscillator Voltage Range |          |
|---------------------|------------------------------------------------------------|-----------------|------------------------------|---------|---------|--------------------------|----------|
|                     |                                                            |                 | C3 (pF)                      | C4 (pF) | R2 (kΩ) | MIN. (V)                 | MAX. (V) |
| Kyocera Corporation | KF-38G-12P0200 <sup>Note</sup><br>(Load capacitance 12 pF) | 32.768          | 15                           | 22      | 220     | 2.0                      | 6.0      |

★ **Note** KF-38G-12P0200 is a maintenance product.

**Caution** The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation. However, they do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

DC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

| Parameter              | Symbol           | Test Conditions                                                                                           |                                                                           | MIN.                 | TYP. | MAX.                 | Unit |
|------------------------|------------------|-----------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|----------------------|------|----------------------|------|
| Input voltage<br>high  | V <sub>IH1</sub> | P10 to P17, P30 to P32,<br>P35 to P37, P80 to P87,<br>P90 to P97, P100 to P103                            | V <sub>DD</sub> = 2.7 to 6.0 V                                            | 0.7 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
|                        |                  |                                                                                                           |                                                                           | 0.8 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
|                        | V <sub>IH2</sub> | P00 to P05, P25 to P27,<br>P33, P34, P70 to P72,<br>P110 to P117, RESET                                   | V <sub>DD</sub> = 2.7 to 6.0 V                                            | 0.8 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
|                        |                  |                                                                                                           |                                                                           | 0.85 V <sub>DD</sub> |      | V <sub>DD</sub>      | V    |
|                        | V <sub>IH3</sub> | X1, X2                                                                                                    | V <sub>DD</sub> = 2.7 to 6.0 V                                            | V <sub>DD</sub> -0.5 |      | V <sub>DD</sub>      | V    |
|                        |                  |                                                                                                           |                                                                           | V <sub>DD</sub> -0.2 |      | V <sub>DD</sub>      | V    |
|                        | V <sub>IH4</sub> | XT1/P07, XT2                                                                                              | 4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V                                           | 0.8 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
|                        |                  |                                                                                                           | 2.7 V ≤ V <sub>DD</sub> < 4.5 V                                           | 0.9 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
|                        |                  |                                                                                                           | 2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>                           | 0.9 V <sub>DD</sub>  |      | V <sub>DD</sub>      | V    |
| Input voltage<br>low   | V <sub>IL1</sub> | P10 to P17, P30 to P32,<br>P35 to P37, P80 to P87,<br>P90 to P97, P100 to P103                            | V <sub>DD</sub> = 2.7 to 6.0 V                                            | 0                    |      | 0.3 V <sub>DD</sub>  | V    |
|                        |                  |                                                                                                           |                                                                           | 0                    |      | 0.2 V <sub>DD</sub>  | V    |
|                        | V <sub>IL2</sub> | P00 to P05, P25 to P27,<br>P33, P34, P70 to P72,<br>P110 to P117, RESET                                   | V <sub>DD</sub> = 2.7 to 6.0 V                                            | 0                    |      | 0.2 V <sub>DD</sub>  | V    |
|                        |                  |                                                                                                           |                                                                           | 0                    |      | 0.15 V <sub>DD</sub> | V    |
|                        | V <sub>IL3</sub> | X1, X2                                                                                                    | V <sub>DD</sub> = 2.7 to 6.0 V                                            | 0                    |      | 0.4                  | V    |
|                        |                  |                                                                                                           |                                                                           | 0                    |      | 0.2                  | V    |
|                        | V <sub>IL4</sub> | XT1/P07, XT2                                                                                              | 4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V                                           | 0                    |      | 0.2 V <sub>DD</sub>  | V    |
|                        |                  |                                                                                                           | 2.7 V ≤ V <sub>DD</sub> < 4.5 V                                           | 0                    |      | 0.1 V <sub>DD</sub>  | V    |
|                        |                  |                                                                                                           | 2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>                           | 0                    |      | 0.1 V <sub>DD</sub>  | V    |
| Output voltage<br>high | V <sub>OH</sub>  | V <sub>OC</sub> = 4.5 to 6.0 V, I <sub>OH</sub> = -1 mA                                                   |                                                                           | V <sub>DD</sub> -1.0 |      | V <sub>DD</sub>      | V    |
|                        |                  | I <sub>OH</sub> = -100 μA                                                                                 |                                                                           | V <sub>DD</sub> -0.5 |      | V <sub>DD</sub>      | V    |
| Output voltage<br>low  | V <sub>OL1</sub> | P100 to P103                                                                                              | V <sub>DD</sub> = 4.5 to 6.0 V,<br>I <sub>OL</sub> = 15 mA                |                      | 0.4  | 2.0                  | V    |
|                        |                  | P00 to P05, P10 to P17,<br>P25 to P27, P30 to P37,<br>P70 to P72, P80 to P87,<br>P90 to P97, P110 to P117 | V <sub>DD</sub> = 4.5 to 6.0 V,<br>I <sub>OL</sub> = 1.6 mA               |                      |      | 0.4                  | V    |
|                        | V <sub>OL2</sub> | SB0, SB1, SCK0                                                                                            | 4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V,<br>open-drain,<br>pulled high (R = 1 kΩ) |                      |      | 0.2 V <sub>DD</sub>  | V    |
|                        | V <sub>OL3</sub> | I <sub>OL</sub> = 400 μA                                                                                  |                                                                           |                      |      | 0.5                  | V    |

**Note** When P07/XT1 is used as P07, the inverse phase of P07 should be input to XT2.

**Remark** Unless otherwise specified, the characteristics of dual-function pins are the same as those of port pins.

DC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 5.0 V)

| Parameter                       | Symbol            | Test Conditions                                                                                                                      |                                                                                                                | MIN. | TYP. | MAX. | Unit |
|---------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|------|------|------|------|
| Input leakage current high      | I <sub>ILH1</sub> | V <sub>I</sub> = V <sub>DD</sub>                                                                                                     | P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117 |      |      | 3    | μA   |
|                                 | I <sub>ILH2</sub> |                                                                                                                                      | X1, X2, XT1/P07, XT2                                                                                           |      |      | 20   | μA   |
| Input leakage current low       | I <sub>ILL1</sub> | V <sub>I</sub> = 0 V                                                                                                                 | P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117 |      |      | -3   | μA   |
|                                 | I <sub>ILL2</sub> |                                                                                                                                      | X1, X2, XT1/P07, XT2                                                                                           |      |      | -20  | μA   |
| Output leakage current high     | I <sub>LOH</sub>  | V <sub>O</sub> = V <sub>DD</sub>                                                                                                     |                                                                                                                |      |      | 3    | μA   |
| Output leakage current low      | I <sub>LOL</sub>  | V <sub>O</sub> = 0 V                                                                                                                 |                                                                                                                |      |      | -3   | μA   |
| Software pull-up resistor       | R                 | V <sub>I</sub> = 0 V, P01 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117 | 4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V                                                                                | 15   | 40   | 90   | kΩ   |
|                                 |                   |                                                                                                                                      | 2.7 V ≤ V <sub>DD</sub> < 4.5 V                                                                                | 20   |      | 500  | kΩ   |
| Supply current <sup>Note1</sup> | I <sub>DD1</sub>  | 5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 2.5 MHz) <sup>Note2</sup> operating mode                                            | V <sub>DD</sub> = 5.0 V ± 10 % <sup>Note4</sup>                                                                |      | 4    | 12   | mA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 3.0 V ± 10 % <sup>Note4</sup>                                                                |      | 0.6  | 1.8  | mA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 2.2 V ± 10 % <sup>Note4</sup>                                                                |      | 0.35 | 1.05 | mA   |
|                                 | I <sub>DD2</sub>  | 5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 5.0 MHz) <sup>Note3</sup> operating mode                                            | V <sub>DD</sub> = 5.0 V ± 10 % <sup>Note4</sup>                                                                |      | 6.5  | 19.5 | mA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 3.0 V ± 10 % <sup>Note4</sup>                                                                |      | 0.8  | 2.4  | mA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 5.0 V ± 10 %                                                                                 |      | 1.4  | 4.2  | mA   |
|                                 |                   | 5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 2.5 MHz) <sup>Note2</sup> HALT mode                                                 | V <sub>DD</sub> = 3.0 V ± 10 %                                                                                 |      | 500  | 1500 | μA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 2.2 V ± 10 %                                                                                 |      | 280  | 840  | μA   |
|                                 |                   | 5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 5.0 MHz) <sup>Note3</sup> HALT mode                                                 | V <sub>DD</sub> = 5.0 V ± 10 %                                                                                 |      | 1.6  | 4.8  | mA   |
|                                 |                   |                                                                                                                                      | V <sub>DD</sub> = 3.0 V ± 10 %                                                                                 |      | 650  | 1950 | μA   |

- Notes**
- Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
  - Main system clock f<sub>xx</sub> = f<sub>x</sub>/2 operation (when oscillation mode selection register (OSMS) is set to 00H)
  - Main system clock f<sub>xx</sub> = f<sub>x</sub> operation (when OSMS is set to 01H)
  - High-speed mode operation (when processor clock control register (PCC) is set to 00H)
  - Low-speed mode operation (when PCC is set to 04H)

**Remark** Unless otherwise specified, the characteristics of dual-function pins are the same as those of port pins.

DC Characteristics ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

| Parameter                       | Symbol           | Test Conditions                                                              | MIN.                           | TYP. | MAX. | Unit |    |
|---------------------------------|------------------|------------------------------------------------------------------------------|--------------------------------|------|------|------|----|
| Supply current <sup>Note1</sup> | I <sub>DD3</sub> | 32,768 kHz, Crystal oscillation operating mode <sup>Note2</sup>              | V <sub>DD</sub> = 5.0 V ± 10 % |      | 60   | 120  | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 3.0 V ± 10 % |      | 32   | 64   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 2.2 V ± 10 % |      | 24   | 48   | μA |
|                                 | I <sub>DD4</sub> | 32,768 kHz, Crystal oscillation HALT mode <sup>Note2</sup>                   | V <sub>DD</sub> = 5.0 V ± 10 % |      | 25   | 55   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 3.0 V ± 10 % |      | 5    | 15   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 2.2 V ± 10 % |      | 2.5  | 12.5 | μA |
|                                 | I <sub>DD5</sub> | XT1 = V <sub>DD</sub><br>STOP mode<br>When feedback resistor is connected    | V <sub>DD</sub> = 5.0 V ± 10 % |      | 1    | 30   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 3.0 V ± 10 % |      | 0.5  | 10   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 2.2 V ± 10 % |      | 0.3  | 10   | μA |
|                                 | I <sub>DD6</sub> | XT1 = V <sub>DD</sub><br>STOP mode<br>When feedback resistor is disconnected | V <sub>DD</sub> = 5.0 V ± 10 % |      | 0.1  | 30   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 3.0 V ± 10 % |      | 0.05 | 10   | μA |
|                                 |                  |                                                                              | V <sub>DD</sub> = 2.2 V ± 10 % |      | 0.05 | 10   | μA |

Notes 1. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.

2. When the main system clock is stopped.

DC Characteristics ( $T_A = -10$  to  $+85$  °C)(1) Static display mode ( $V_{DD} = 2.0$  to  $6.0$  V)

| Parameter                                              | Symbol    | Test Conditions     |                                                          | MIN. | TYP. | MAX.      | Unit       |
|--------------------------------------------------------|-----------|---------------------|----------------------------------------------------------|------|------|-----------|------------|
| LCD drive voltage                                      | $V_{LCD}$ |                     |                                                          | 2.0  |      | $V_{DD}$  | V          |
| LCD split resistor                                     | $R_{LCD}$ |                     |                                                          | 60   | 100  | 150       | k $\Omega$ |
| LCD output voltage deviation <sup>Note</sup> (common)  | $V_{OCC}$ | $I_O = \pm 5 \mu A$ | $2.0 V \leq V_{LCD} \leq V_{DD}$<br>$V_{LCD0} = V_{LCD}$ | 0    |      | $\pm 0.2$ | V          |
| LCD output voltage deviation <sup>Note</sup> (segment) | $V_{OCS}$ | $I_O = \pm 1 \mu A$ |                                                          | 0    |      | $\pm 0.2$ | V          |

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDn}$ ;  $n = 0, 1, 2$ ).

(2) 1/3 bias method ( $V_{DD} = 2.5$  to  $6.0$  V)

| Parameter                                              | Symbol    | Test Conditions     |                                                                                                                                | MIN. | TYP. | MAX.      | Unit       |
|--------------------------------------------------------|-----------|---------------------|--------------------------------------------------------------------------------------------------------------------------------|------|------|-----------|------------|
| LCD drive voltage                                      | $V_{LCD}$ |                     |                                                                                                                                | 2.5  |      | $V_{DD}$  | V          |
| LCD split resistor                                     | $R_{LCD}$ |                     |                                                                                                                                | 60   | 100  | 150       | k $\Omega$ |
| LCD output voltage deviation <sup>Note</sup> (common)  | $V_{OCC}$ | $I_O = \pm 5 \mu A$ | $2.5 V \leq V_{LCD} \leq V_{DD}$<br>$V_{LCD0} = V_{LCD}$<br>$V_{LCD1} = V_{LCD} \times 2/3$<br>$V_{LCD2} = V_{LCD} \times 1/3$ | 0    |      | $\pm 0.2$ | V          |
| LCD output voltage deviation <sup>Note</sup> (segment) | $V_{OCS}$ | $I_O = \pm 1 \mu A$ |                                                                                                                                | 0    |      | $\pm 0.2$ | V          |

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDn}$ ;  $n = 0, 1, 2$ ).

(3) 1/2 bias method ( $V_{DD} = 2.7$  to  $6.0$  V)

| Parameter                                              | Symbol    | Test Conditions     |                                                                                                                     | MIN. | TYP. | MAX.      | Unit       |
|--------------------------------------------------------|-----------|---------------------|---------------------------------------------------------------------------------------------------------------------|------|------|-----------|------------|
| LCD drive voltage                                      | $V_{LCD}$ |                     |                                                                                                                     | 2.7  |      | $V_{DD}$  | V          |
| LCD split resistor                                     | $R_{LCD}$ |                     |                                                                                                                     | 60   | 100  | 150       | k $\Omega$ |
| LCD output voltage deviation <sup>Note</sup> (common)  | $V_{OCC}$ | $I_O = \pm 5 \mu A$ | $2.7 V \leq V_{LCD} \leq V_{DD}$<br>$V_{LCD0} = V_{LCD}$<br>$V_{LCD1} = V_{LCD} \times 1/2$<br>$V_{LCD2} = V_{LCD}$ | 0    |      | $\pm 0.2$ | V          |
| LCD output voltage deviation <sup>Note</sup> (segment) | $V_{OCS}$ | $I_O = \pm 1 \mu A$ |                                                                                                                     | 0    |      | $\pm 0.2$ | V          |

**Note** The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs ( $V_{LCDn}$ ;  $n = 0, 1, 2$ ).


AC Characteristics ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

(1) Basic operation


| Parameter                                          | Symbol                                   | Test Conditions                                                                 | MIN.                                       | TYP. | MAX.                | Unit  |
|----------------------------------------------------|------------------------------------------|---------------------------------------------------------------------------------|--------------------------------------------|------|---------------------|-------|
| Cycle time<br>(Minimum instruction execution time) | T <sub>CY</sub>                          | Operating on main system clock<br>(f <sub>xx</sub> = 2.5 MHz) <sup>Note 1</sup> | V <sub>DD</sub> = 2.7 to 6.0 V             | 0.8  |                     | 64 μs |
|                                                    |                                          |                                                                                 |                                            | 2.2  |                     | 64 μs |
|                                                    |                                          | Operating on main system clock<br>(f <sub>xx</sub> = 5.0 MHz) <sup>Note 2</sup> | 4.5 ≤ V <sub>DD</sub> ≤ 6.0 V              | 0.4  |                     | 32 μs |
|                                                    |                                          |                                                                                 | 2.7 ≤ V <sub>DD</sub> < 4.5 V              | 0.8  |                     | 32 μs |
|                                                    |                                          | Operating on subsystem clock                                                    | 40 <sup>Note 3</sup>                       | 122  | 125                 | μs    |
| TI00 input frequency                               | f <sub>TI00</sub>                        | t <sub>rise</sub> = t <sub>TH00</sub> + t <sub>TL00</sub>                       | 0                                          |      | 1/t <sub>TI00</sub> | MHz   |
| TI00 input high/low-level width                    | t <sub>TH00</sub> ,<br>t <sub>TL00</sub> | 4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V                                                 | 2/f <sub>sam</sub> + 0.1 <sup>Note 4</sup> |      |                     | μs    |
|                                                    |                                          | 2.7 V ≤ V <sub>DD</sub> < 4.5 V                                                 | 2/f <sub>sam</sub> + 0.2 <sup>Note 4</sup> |      |                     | μs    |
|                                                    |                                          | 2.0 V ≤ V <sub>DD</sub> < 2.7 V                                                 | 2/f <sub>sam</sub> + 0.5 <sup>Note 4</sup> |      |                     | μs    |
| TI01 input high/low-level width                    | t <sub>TH01</sub> ,<br>t <sub>TL01</sub> | 2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V                                                 | 10                                         |      |                     | μs    |
|                                                    |                                          |                                                                                 | 20                                         |      |                     | μs    |
| TI1, TI2 input high/low-level width                | f <sub>TI1</sub>                         | V <sub>DD</sub> = 4.5 to 6.0 V                                                  | 0                                          |      | 4                   | MHz   |
|                                                    |                                          |                                                                                 | 0                                          |      | 275                 | kHz   |
| TI1, TI2 input high/low-level width                | t <sub>TH1</sub> ,<br>t <sub>TL1</sub>   | V <sub>DD</sub> = 4.5 to 6.0 V                                                  | 100                                        |      |                     | ns    |
|                                                    |                                          |                                                                                 | 1.8                                        |      |                     | μs    |
| Interrupt input high/low-level width               | t <sub>INTH</sub> ,<br>t <sub>INTL</sub> | INTP0                                                                           | 8/f <sub>sam</sub> <sup>Note 4</sup>       |      |                     | μs    |
|                                                    |                                          | INTP1 to INTP5,<br>P110 to P117                                                 | V <sub>DD</sub> = 2.7 to 6.0 V             | 10   |                     | μs    |
|                                                    |                                          |                                                                                 |                                            | 20   |                     | μs    |
| RESET low level width                              | t <sub>RSL</sub>                         | V <sub>DD</sub> = 2.7 to 6.0 V                                                  | 10                                         |      |                     | μs    |
|                                                    |                                          |                                                                                 | 20                                         |      |                     | μs    |

- Notes**
1. Main system clock  $f_{xx} = f_x/2$  operation (when oscillation mode selection register (OSMS) is set to 00H)
  2. Main system clock  $f_{xx} = f_x$  operation (when OSMS is set to 01H)
  3. This is the value when the external clock is used. The value is 114 μs (min.) when the crystal resonator is used.
  4. In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of  $f_{sam}$  is possible between  $f_{xx}/2^N$ ,  $f_{xx}/32$ ,  $f_{xx}/64$  and  $f_{xx}/128$  (when  $N = 0$  to 4).

$T_{CY}$  vs  $V_{DD}$  (At main system clock  $f_{MX} = f_X/2$  operation)



$T_{CY}$  vs  $V_{DD}$  (At main system clock  $f_{MX} = f_X$  operation)



(2) Serial Interface ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode ( $\overline{SCK0}$ ... Internal clock output)

| Parameter                                              | Symbol                  | Test Conditions                              | MIN.             | TYP. | MAX. | Unit |
|--------------------------------------------------------|-------------------------|----------------------------------------------|------------------|------|------|------|
| $\overline{SCK0}$ cycle time                           | $t_{KCY1}$              | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 800              |      |      | ns   |
|                                                        |                         | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 1600             |      |      | ns   |
|                                                        |                         |                                              | 3200             |      |      | ns   |
| $\overline{SCK0}$ high/low-level width                 | $t_{KH1},$<br>$t_{KL1}$ | $V_{DD} = 4.5$ to $6.0\text{ V}$             | $t_{KCY1}/2-50$  |      |      | ns   |
|                                                        |                         |                                              | $t_{KCY1}/2-100$ |      |      | ns   |
| SI0 setup time (to $\overline{SCK0}\uparrow$ )         | $t_{SIK1}$              | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 100              |      |      | ns   |
|                                                        |                         | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 150              |      |      | ns   |
|                                                        |                         |                                              | 300              |      |      | ns   |
| SI0 hold time (from $\overline{SCK0}\uparrow$ )        | $t_{KS1}$               |                                              | 400              |      |      | ns   |
| SO0 output delay time from $\overline{SCK0}\downarrow$ | $t_{KS01}$              | $C = 100\text{ pF}^{\text{Note}}$            |                  |      | 300  | ns   |

**Note** C is the load capacitance of  $\overline{SCK0}$ , SO0 output line.

(ii) 3-wire serial I/O mode ( $\overline{SCK0}$ ...External clock input)

| Parameter                                              | Symbol                  | Test Conditions                              | MIN. | TYP. | MAX. | Unit |
|--------------------------------------------------------|-------------------------|----------------------------------------------|------|------|------|------|
| $\overline{SCK0}$ cycle time                           | $t_{KCY2}$              | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 800  |      |      | ns   |
|                                                        |                         | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 1600 |      |      | ns   |
|                                                        |                         |                                              | 3200 |      |      | ns   |
| $\overline{SCK0}$ high/low-level width                 | $t_{KH2},$<br>$t_{KL2}$ | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 400  |      |      | ns   |
|                                                        |                         | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 800  |      |      | ns   |
|                                                        |                         |                                              | 1600 |      |      | ns   |
| SI0 setup time (to $\overline{SCK0}\uparrow$ )         | $t_{SIK2}$              |                                              | 100  |      |      | ns   |
| SI0 hold time (from $\overline{SCK0}\uparrow$ )        | $t_{KS2}$               |                                              | 400  |      |      | ns   |
| SO0 output delay time from $\overline{SCK0}\downarrow$ | $t_{KS02}$              | $C = 100\text{ pF}^{\text{Note}}$            |      |      | 300  | ns   |
| $\overline{SCK0}$ rise, fall time                      | $t_{r2},$<br>$t_{f2}$   |                                              |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO0 output line.

## (iii) SBI mode (SCK0...Internal clock output)

| Parameter                             | Symbol                                 | Test Conditions                                  |                                | MIN.                     | TYP. | MAX. | Unit |
|---------------------------------------|----------------------------------------|--------------------------------------------------|--------------------------------|--------------------------|------|------|------|
| SCK0 cycle time                       | t <sub>KCY3</sub>                      | V <sub>CD</sub> = 4.5 to 6.0 V                   |                                | 800                      |      |      | ns   |
|                                       |                                        |                                                  |                                | 3200                     |      |      | ns   |
| SCK0 high/low-level width             | t <sub>KH3</sub> ,<br>t <sub>KL3</sub> | V <sub>DD</sub> = 4.5 to 6.0 V                   |                                | t <sub>KCY3</sub> /2-50  |      |      | ns   |
|                                       |                                        |                                                  |                                | t <sub>KCY3</sub> /2-150 |      |      | ns   |
| SB0, SB1 setup time (to SCK0↑)        | t <sub>SIK3</sub>                      | V <sub>DD</sub> = 4.5 to 6.0 V                   |                                | 100                      |      |      | ns   |
|                                       |                                        |                                                  |                                | 300                      |      |      | ns   |
| SB0, SB1 hold time (from SCK0↑)       | t <sub>SH3</sub>                       |                                                  |                                | t <sub>KCY3</sub> /2     |      |      | ns   |
| SB0, SB1 output delay time from SCK0↓ | t <sub>KSO3</sub>                      | R = 1 k $\Omega$ ,<br>C = 100 pF <sup>Note</sup> | V <sub>DD</sub> = 4.5 to 6.0 V | 0                        |      | 250  | ns   |
|                                       |                                        |                                                  |                                | 0                        |      | 1000 | ns   |
| SB0, SB1↓ from SCK0↑                  | t <sub>KSB</sub>                       |                                                  |                                | t <sub>KCY3</sub>        |      |      | ns   |
| SCK0↓ from SB0, SB1↓                  | t <sub>SBK</sub>                       |                                                  |                                | t <sub>KCY3</sub>        |      |      | ns   |
| SB0, SB1 high-level width             | t <sub>SBH</sub>                       |                                                  |                                | t <sub>KCY3</sub>        |      |      | ns   |
| SB0, SB1 low-level width              | t <sub>SBL</sub>                       |                                                  |                                | t <sub>KCY3</sub>        |      |      | ns   |

**Note** R and C are the load resistance and load capacitance of the SCK0, SB0 and SB1 output line.

## (iv) SBI mode (SCK0...External clock input)

| Parameter                             | Symbol                                 | Test Conditions                                  |                                | MIN.                 | TYP. | MAX. | Unit |
|---------------------------------------|----------------------------------------|--------------------------------------------------|--------------------------------|----------------------|------|------|------|
| SCK0 cycle time                       | t <sub>KCY4</sub>                      | V <sub>DD</sub> = 4.5 to 6.0 V                   |                                | 800                  |      |      | ns   |
|                                       |                                        |                                                  |                                | 3200                 |      |      | ns   |
| SCK0 high/low-level width             | t <sub>KH4</sub> ,<br>t <sub>KL4</sub> | V <sub>DD</sub> = 4.5 to 6.0 V                   |                                | 400                  |      |      | ns   |
|                                       |                                        |                                                  |                                | 1600                 |      |      | ns   |
| SB0, SB1 setup time (to SCK0↑)        | t <sub>SIK4</sub>                      | V <sub>DD</sub> = 4.5 to 6.0 V                   |                                | 100                  |      |      | ns   |
|                                       |                                        |                                                  |                                | 300                  |      |      | ns   |
| SB0, SB1 hold time (from SCK0↑)       | t <sub>SH4</sub>                       |                                                  |                                | t <sub>KCY4</sub> /2 |      |      | ns   |
| SB0, SB1 output delay time from SCK0↓ | t <sub>KSO4</sub>                      | R = 1 k $\Omega$ ,<br>C = 100 pF <sup>Note</sup> | V <sub>DD</sub> = 4.5 to 6.0 V | 0                    |      | 300  | ns   |
|                                       |                                        |                                                  |                                | 0                    |      | 1000 | ns   |
| SB0, SB1↓ from SCK0↑                  | t <sub>KSB</sub>                       |                                                  |                                | t <sub>KCY4</sub>    |      |      | ns   |
| SCK0↓ from SB0, SB1↓                  | t <sub>SBK</sub>                       |                                                  |                                | t <sub>KCY4</sub>    |      |      | ns   |
| SB0, SB1 high-level width             | t <sub>SBH</sub>                       |                                                  |                                | t <sub>KCY4</sub>    |      |      | ns   |
| SB0, SB1 low-level width              | t <sub>SBL</sub>                       |                                                  |                                | t <sub>KCY4</sub>    |      |      | ns   |
| SCK0 rise, fall time                  | t <sub>RA</sub> ,<br>t <sub>FA</sub>   |                                                  |                                |                      |      | 1000 | ns   |

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

## (v) 2-wire serial I/O mode (SCK0... Internal clock output)

| Parameter                                         | Symbol            | Test Conditions                                  | MIN.                                      | TYP.                     | MAX. | Unit |
|---------------------------------------------------|-------------------|--------------------------------------------------|-------------------------------------------|--------------------------|------|------|
| SCK0 cycle time                                   | t <sub>KCY5</sub> | R = 1 k $\Omega$ ,<br>C = 100 pF <sup>Note</sup> | V <sub>DE</sub> = 2.7 to 6.0 V            | 1600                     |      | ns   |
|                                                   |                   |                                                  |                                           | 3200                     |      | ns   |
| SCK0 high-level width                             | t <sub>KH5</sub>  |                                                  | V <sub>DC</sub> = 2.7 to 6.0 V            | t <sub>KCY5</sub> /2-160 |      | ns   |
|                                                   |                   |                                                  |                                           | t <sub>KCY5</sub> /2-190 |      | ns   |
| SCK0 low-level width                              | t <sub>KL5</sub>  |                                                  | V <sub>DD</sub> = 4.5 to 6.0 V            | t <sub>KCY5</sub> /2-50  |      | ns   |
|                                                   |                   |                                                  |                                           | t <sub>KCY5</sub> /2-100 |      | ns   |
| SB0, SB1 setup time (to SCK0 $\downarrow$ )       | t <sub>SKS5</sub> |                                                  | 4.5 V $\leq$ V <sub>DD</sub> $\leq$ 6.0 V | 300                      |      | ns   |
|                                                   |                   |                                                  | 2.7 V $\leq$ V <sub>DD</sub> $<$ 4.5 V    | 350                      |      | ns   |
|                                                   |                   |                                                  |                                           | 400                      |      | ns   |
| SB0, SB1 hold time (from SCK0 $\downarrow$ )      | t <sub>KSH5</sub> |                                                  |                                           | 600                      |      | ns   |
| SB0, SB1 output delay time from SCK0 $\downarrow$ | t <sub>KSO5</sub> |                                                  |                                           |                          | 300  | ns   |

**Note** R and C are the load resistance and load capacitance of the SCK0, SB0 and SB1 output line.

## (vi) 2-wire serial I/O mode (SCK0... External clock input)

| Parameter                                         | Symbol                               | Test Conditions                                  | MIN.                           | TYP. | MAX. | Unit |
|---------------------------------------------------|--------------------------------------|--------------------------------------------------|--------------------------------|------|------|------|
| SCK0 cycle time                                   | t <sub>KCY6</sub>                    | V <sub>DD</sub> = 2.7 to 6.0 V                   | 1600                           |      |      | ns   |
|                                                   |                                      |                                                  | 3200                           |      |      | ns   |
| SCK0 high-level width                             | t <sub>KH6</sub>                     | V <sub>DD</sub> = 2.7 to 6.0 V                   | 650                            |      |      | ns   |
|                                                   |                                      |                                                  | 1300                           |      |      | ns   |
| SCK0 low-level width                              | t <sub>KL6</sub>                     | V <sub>DC</sub> = 2.7 to 6.0 V                   | 800                            |      |      | ns   |
|                                                   |                                      |                                                  | 1600                           |      |      | ns   |
| SB0, SB1 setup time (to SCK0 $\uparrow$ )         | t <sub>SH6</sub>                     |                                                  | 100                            |      |      | ns   |
| SB0, SB1 hold time (from SCK0 $\uparrow$ )        | t <sub>KSH6</sub>                    |                                                  | t <sub>KCY6</sub> /2           |      |      | ns   |
| SB0, SB1 output delay time from SCK0 $\downarrow$ | t <sub>KSO6</sub>                    | R = 1 k $\Omega$ ,<br>C = 100 pF <sup>Note</sup> | V <sub>DD</sub> = 4.5 to 6.0 V | 0    | 300  | ns   |
|                                                   |                                      |                                                  |                                | 0    | 500  | ns   |
| SCK0 rise, fall time                              | t <sub>RS</sub> ,<br>t <sub>FS</sub> |                                                  |                                |      | 1000 | ns   |

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

## (b) Serial interface channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$ ... Internal clock output)

| Parameter                                                     | Symbol                           | Test Conditions                                       | MIN.                    | TYP. | MAX. | Unit |
|---------------------------------------------------------------|----------------------------------|-------------------------------------------------------|-------------------------|------|------|------|
| $\overline{\text{SCK2}}$ cycle time                           | $t_{\text{KCY7}}$                | $4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$ | 800                     |      |      | ns   |
|                                                               |                                  | $2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$    | 1600                    |      |      | ns   |
|                                                               |                                  |                                                       | 3200                    |      |      | ns   |
| $\overline{\text{SCK2}}$ high/low-level width                 | $t_{\text{KH7}}, t_{\text{KL7}}$ | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$       | $t_{\text{KCY7}}/2-50$  |      |      | ns   |
|                                                               |                                  |                                                       | $t_{\text{KCY7}}/2-100$ |      |      | ns   |
|                                                               |                                  |                                                       |                         |      |      | ns   |
| SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )         | $t_{\text{SK7}}$                 | $4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$ | 100                     |      |      | ns   |
|                                                               |                                  | $2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$    | 150                     |      |      | ns   |
|                                                               |                                  |                                                       | 300                     |      |      | ns   |
| SI2 hold time (from $\overline{\text{SCK2}}\uparrow$ )        | $t_{\text{KSI7}}$                |                                                       | 400                     |      |      | ns   |
| SO2 output delay time from $\overline{\text{SCK2}}\downarrow$ | $t_{\text{KSO7}}$                | $C = 100 \text{ pF}^{\text{Note}}$                    |                         |      | 300  | ns   |

**Note** C is the load capacitance of  $\overline{\text{SCK2}}$ , SO2 output line.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$ ...External clock input)

| Parameter                                                     | Symbol                           | Test Conditions                                       | MIN. | TYP. | MAX. | Unit |
|---------------------------------------------------------------|----------------------------------|-------------------------------------------------------|------|------|------|------|
| $\overline{\text{SCK2}}$ cycle time                           | $t_{\text{KCY8}}$                | $4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$ | 800  |      |      | ns   |
|                                                               |                                  | $2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$    | 1600 |      |      | ns   |
|                                                               |                                  |                                                       | 3200 |      |      | ns   |
| $\overline{\text{SCK2}}$ high/low-level width                 | $t_{\text{KH8}}, t_{\text{KL8}}$ | $4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$ | 400  |      |      | ns   |
|                                                               |                                  | $2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$    | 800  |      |      | ns   |
|                                                               |                                  |                                                       | 1600 |      |      | ns   |
| SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )         | $t_{\text{SK8}}$                 |                                                       | 100  |      |      | ns   |
| SI2 hold time (from $\overline{\text{SCK2}}\uparrow$ )        | $t_{\text{KSI8}}$                |                                                       | 400  |      |      | ns   |
| SO2 output delay time from $\overline{\text{SCK2}}\downarrow$ | $t_{\text{KSO8}}$                | $C = 100 \text{ pF}^{\text{Note}}$                    |      |      | 300  | ns   |
| $\overline{\text{SCK2}}$ rise, fall time                      | $t_{\text{RS}}, t_{\text{FS}}$   |                                                       |      |      | 1000 | ns   |

**Note** C is the load capacitance of SO2 output line.


## (iii) UART mode (Dedicated baud rate generator output)

| Parameter     | Symbol | Test Conditions                              | MIN. | TYP. | MAX.  | Unit |
|---------------|--------|----------------------------------------------|------|------|-------|------|
| Transfer rate |        | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ |      |      | 78125 | bps  |
|               |        | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    |      |      | 39063 | bps  |
|               |        |                                              |      |      | 19531 | bps  |



## (iv) UART mode (External clock input)

| Parameter                 | Symbol             | Test Conditions                              | MIN. | TYP. | MAX.  | Unit |
|---------------------------|--------------------|----------------------------------------------|------|------|-------|------|
| ASCK cycle time           | $t_{KCY9}$         | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 800  |      |       | ns   |
|                           |                    | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 1600 |      |       | ns   |
|                           |                    |                                              | 3200 |      |       | ns   |
| ASCK high/low-level width | $t_{KHS}, t_{KLS}$ | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ | 400  |      |       | ns   |
|                           |                    | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    | 800  |      |       | ns   |
|                           |                    |                                              | 1600 |      |       | ns   |
| Transfer rate             |                    | $4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$ |      |      | 39063 | bps  |
|                           |                    | $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$    |      |      | 19531 | bps  |
|                           |                    |                                              |      |      | 9766  | bps  |
| ASCK rise, fall time      | $t_{99}, t_{F9}$   |                                              |      |      | 1000  | ns   |

AC Timing Test Point (Excluding X1, XT1 Input)





Clock Timing




T1 Timing

★




Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):



2-wire serial I/O mode:



UART mode:



A/D Converter ( $T_A = -40$  to  $+85$  °C,  $AV_{DD} = V_{DD} = 2.0$  to  $6.0$  V,  $AV_{SS} = V_{SS} = 0$  V)

| Parameter                         | Symbol     | Test Conditions                                | MIN.        | TYP. | MAX.       | Unit          |
|-----------------------------------|------------|------------------------------------------------|-------------|------|------------|---------------|
| Resolution                        |            |                                                | 8           | 8    | 8          | bit           |
| Overall error <i>Note</i>         |            | $2.7\text{ V} \leq AV_{REF} \leq 6.0\text{ V}$ |             |      | $\pm 0.6$  | %             |
|                                   |            |                                                |             |      | $\pm 1.4$  | %             |
| Conversion time                   | $t_{CONV}$ |                                                | 19.1        |      | 200        | $\mu\text{s}$ |
| Sampling time                     | $t_{SAMP}$ |                                                | $12/f_{XX}$ |      |            | $\mu\text{s}$ |
| Analog input voltage              | $V_{IAN}$  |                                                | $AV_{SS}$   |      | $AV_{REF}$ | V             |
| Reference voltage                 | $AV_{REF}$ |                                                | 2.0         |      | $AV_{DD}$  | V             |
| $AV_{REF}$ - $AV_{SS}$ resistance | $RA_{REF}$ |                                                | 4           | 14   |            | k $\Omega$    |


**Note** Quantization error ( $\pm 1/2$  LSB) is not included. This is expressed in proportion to the full-scale value.

Data Memory Stop Mode Low Supply Voltage Data Retention Characteristics ( $T_A = -40$  to  $+85$  °C)


| Parameter                           | Symbol     | Test Conditions                                                                      | MIN. | TYP.                    | MAX. | Unit |
|-------------------------------------|------------|--------------------------------------------------------------------------------------|------|-------------------------|------|------|
| Data retention supply voltage       | $V_{DDOR}$ |                                                                                      | 1.8  |                         | 6.0  | V    |
| Data retention supply current       | $I_{DDOR}$ | $V_{DDOR} = 1.8$ V<br>Subsystem clock stopped and<br>feed-back resistor disconnected |      | 0.1                     | 10   | μA   |
| Release signal set time             | $t_{SREL}$ |                                                                                      | 0    |                         |      | μs   |
| Oscillation stabilization wait time | $t_{WAIT}$ | Release by $\overline{RESET}$                                                        |      | $2^{17}/f_{\text{osc}}$ |      | ms   |
|                                     |            | Release by interrupt                                                                 |      | Note                    |      | ms   |

**Note** In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of  $2^{13}/f_{\text{osc}}$  and  $2^{14}/f_{\text{osc}}$  to  $2^{17}/f_{\text{osc}}$  is possible.


**Data retention timing (STOP mode release by  $\overline{RESET}$ )**




**Data retention timing (STOP mode release by standby release signal: Interrupt signal)**



# Interrupt input timing




# $\overline{\text{RESET}}$ input timing




★ 11. CHARACTERISTIC CURVES (REFERENCE VALUES)

$I_{DO}$  vs  $V_{DD}$  (Main System Clock: 5.0 MHz)


( $T_A = 25^\circ\text{C}$ )



$I_{DD}$  vs  $V_{DD}$  (Main System Clock: 2.5 MHz)

## 12. PACKAGE DRAWINGS

## 100 PIN PLASTIC QFP (FINE PITCH) (□14)



## NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

**Remark** Dimensions and materials of ES products are same as those of mass production product.

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|----------------------------------------|-------------------------------------------|
| A    | 16.0±0.2                               | 0.630±0.008                               |
| B    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| C    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| D    | 16.0±0.2                               | 0.630±0.008                               |
| F    | 1.0                                    | 0.039                                     |
| G    | 1.0                                    | 0.039                                     |
| H    | 0.22 <sup>+0.05</sup> <sub>-0.04</sub> | 0.009±0.002                               |
| I    | 0.10                                   | 0.004                                     |
| J    | 0.5 (T.P.)                             | 0.020 (T.P.)                              |
| K    | 1.0±0.2                                | 0.039 <sup>+0.009</sup> <sub>-0.008</sub> |
| L    | 0.5±0.2                                | 0.020 <sup>+0.008</sup> <sub>-0.009</sub> |
| M    | 0.17 <sup>+0.03</sup> <sub>-0.07</sub> | 0.007 <sup>+0.001</sup> <sub>-0.003</sub> |
| N    | 0.10                                   | 0.004                                     |
| P    | 1.45                                   | 0.057                                     |
| Q    | 0.126±0.075                            | 0.005±0.003                               |
| R    | 5°±5°                                  | 5°±5°                                     |
| S    | 1.7 MAX.                               | 0.067 MAX.                                |

P100GC-50-7EA-2

## 100 PIN PLASTIC QFP (14 × 20)

**NOTE**


Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition

**Remark** Dimensions and materials of ES products are same as mass production product.


P100GF-65-3BA1-2

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|----------------------------------------|-------------------------------------------|
| A    | 23.6±0.4                               | 0.929±0.016                               |
| B    | 20.0±0.2                               | 0.795 <sup>+0.009</sup> <sub>-0.008</sub> |
| C    | 14.0±0.2                               | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| D    | 17.6±0.4                               | 0.693±0.016                               |
| F    | 0.8                                    | 0.031                                     |
| G    | 0.6                                    | 0.024                                     |
| H    | 0.30±0.10                              | 0.012 <sup>+0.004</sup> <sub>-0.005</sub> |
| I    | 0.15                                   | 0.006                                     |
| J    | 0.65 (T.P.)                            | 0.026 (T.P.)                              |
| K    | 1.8±0.2                                | 0.071 <sup>+0.008</sup> <sub>-0.009</sub> |
| L    | 0.8±0.2                                | 0.031 <sup>+0.009</sup> <sub>-0.008</sub> |
| M    | 0.15 <sup>+0.10</sup> <sub>-0.05</sub> | 0.006 <sup>+0.004</sup> <sub>-0.003</sub> |
| N    | 0.10                                   | 0.004                                     |
| P    | 2.7                                    | 0.106                                     |
| Q    | 0.1±0.1                                | 0.004±0.004                               |
| S    | 3.0 MAX.                               | 0.119 MAX.                                |

★ 100 PIN PLASTIC LQFP (FINE PITCH) (14×14)



detail of lead end



**NOTE**

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

**Remark** Dimensions and materials of ES products are same as mass production product.

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|----------------------------------------|-------------------------------------------|
| A    | 16.00±0.20                             | 0.630±0.008                               |
| B    | 14.00±0.20                             | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| C    | 14.00±0.20                             | 0.551 <sup>+0.009</sup> <sub>-0.008</sub> |
| D    | 16.00±0.20                             | 0.630±0.008                               |
| F    | 1.00                                   | 0.039                                     |
| G    | 1.00                                   | 0.039                                     |
| H    | 0.22 <sup>+0.05</sup> <sub>-0.04</sub> | 0.009±0.002                               |
| I    | 0.08                                   | 0.003                                     |
| J    | 0.50 (T.P.)                            | 0.020 (T.P.)                              |
| K    | 1.00±0.20                              | 0.039 <sup>+0.009</sup> <sub>-0.008</sub> |
| L    | 0.50±0.20                              | 0.020 <sup>+0.008</sup> <sub>-0.009</sub> |
| M    | 0.17 <sup>+0.03</sup> <sub>-0.07</sub> | 0.007 <sup>+0.001</sup> <sub>-0.003</sub> |
| N    | 0.08                                   | 0.003                                     |
| P    | 1.40±0.05                              | 0.055±0.002                               |
| Q    | 0.10±0.05                              | 0.004±0.002                               |
| R    | 3°+7°<br>-3°                           | 3°+7°<br>-3°                              |
| S    | 1.60 MAX.                              | 0.063 MAX.                                |

S100GC-50-8EU

## 13. RECOMMENDED SOLDERING CONDITIONS

The μPD78062/78063/78064 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 13-1. Surface Mounting Type Soldering Conditions (1/2)

- (1) μPD78062GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (14 × 14mm, resin thickness: 1.45 mm)  
 ★ μPD78062GC-xxx-8EU : 100-pin plastic LQFP (Fine pitch) (14 × 14mm, resin thickness: 1.40 mm)  
 μPD78063GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (14 × 14mm, resin thickness: 1.45 mm)  
 ★ μPD78063GC-xxx-8EU : 100-pin plastic LQFP (Fine pitch) (14 × 14mm, resin thickness: 1.40 mm)  
 μPD78064GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (14 × 14mm, resin thickness: 1.45 mm)  
 ★ μPD78064GC-xxx-8EU : 100-pin plastic LQFP (Fine pitch) (14 × 14mm, resin thickness: 1.40 mm)

| Soldering Method  | Soldering Conditions                                                                                                                                                                                                                                                                                                                                      | Recommended Condition Symbol |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| ★ Infrared reflow | Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above),<br>Number of times: Twice max., Time limit: 7 days <sup>max</sup> (thereafter 10 hours prebaking required at 125°C)<br><precaution><br>Baking cannot be applied to other than heat-resistant trays (magazine, taping, non-heat-resistant trays) when the product is wrapped. | IR35-107-2                   |
| ★ VPS             | Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above),<br>Number of times: Twice max., Time limit: 7 days <sup>max</sup> (thereafter 10 hours prebaking required at 125°C)<br><precaution><br>Baking cannot be applied to other than heat-resistant trays (magazine, taping, non-heat-resistant trays) when the product is wrapped.      | VP15-107-2                   |
| Partial heating   | Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)                                                                                                                                                                                                                                                                                       | —                            |

**Note** For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

- (2) μPD78062GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)  
 μPD78063GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)  
 μPD78064GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)

| Soldering Method  | Soldering Conditions                                                                                                                                         | Recommended Condition Symbol |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|
| ★ Infrared reflow | Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above),<br>Number of times: Thrice max.                                                 | IR35-00-3                    |
| ★ VPS             | Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above),<br>Number of times: Thrice max.                                                      | VP15-00-3                    |
| Wave soldering    | Solderbath temperature: 260°C max., Duration: 10 sec. max., Number of times: Once,<br>Preliminary heat temperature: 120°C max. (Package surface temperature) | WS60-00-1                    |
| Partial heating   | Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)                                                                                          | —                            |

**Caution** Use of more than one soldering method should be avoided (except in the case of partial heating).