•	Meta-Flops™	Series	_	Metastable-Resistant
	Flip-Flops			

- Specifically Designed for Data Synchronization Applications
- Improved Metastable Characteristics Provide Greater System Reliability
- 3-State Outputs Drive Bus Lines Directly
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic DIPs

description

The 'AS3374, a member of the Meta-Flops' Series, is an 8-bit metastable-resistant bus interface circuit designed specifically for data synchronization applications where the normal setup and hold time specifications will frequently be violated.


Synchronization of two digital signals operating at different frequencies is a common system dilemma. This problem is typically solved by synchronizing one of the signals to the local clock through a flip-flop. This solution, however, presents a problem. The setup and hold time specifications associated with the flip-flop's output are certain to be violated. Whenever the setup or hold times of a flip-flop are violated, its output response is uncertain. A flip-flop is metastable if its output hangs up in the region between VII and VIH. The metastable state lasts until the flip-flop recovers into one of its two stable states. For conventional flip-flops, this recovery time can be longer than the specified propagation delay time.

Evaluating the metastable characteristics for a particular flip-flop is not an easy task. The number of times the output hangs up in the metastable region is extremely small compared to the total number of clock transitions.

Conventional test equipment is not designed to measure these parameters. Measuring these

DW OR N PACKAGE (TOP VIEW) U20∏ 1D 10 □ 19F1 2D 20. □2 30 🛮 3 18 3D 40 14 17 4D 16 VCC GND [5 50 ∏6 15 5D 14 T 6D 60 FT7 13 70 70 Fl8 еП 208 12 T 8D ᅙᄅᄓ 11∏ CLK

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE (EACH DUAL-RANK FUP-FLOP)

ſ	1	OUTPUT			
Ī	ОC	CLK	D	a	
ſ	Н	х	х	Z	
1	L	Ť	L	L	
-	L	Ť	н	H	
1	Ł	L	х	Q ₀	

parameters on a production basis is impractical. Resistance to metastable failure is ensured by design only. For additional information on metastability, please refer to the application note located on page 4-51 of the ALS/AS Logic Data Book, 1986.

The SN74AS3374 is characterized for operation from 0°C to 70°C.

Meta-Floos is a trademark of Texas instruments incorporated


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Toxas Instruments standard warranty Production processing does not necessarily include testing of all parameters



Copyright © 1989, Texas Instruments Incorporated

SN74AS3374 METASTABLE-RESISTANT OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

logic diagram (positive logic)





SN74AS3374 METASTABLE-RESISTANT OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

upply voltage, Vcc	1
put voltage, V	
oltage applied to a disabled 3-state output	1
perating free-air temperature range	3
torage temperature range	3

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	٧
ЮН	High-level output current				- 15	mА
IOL	Low-level output current			48	mA	
fclock	Clock frequency		0		45	MHz
_	Pulse duration	CLK high	5			ns
t _W		CLK low	5			
t _{su}	Setup time, data before CLK11		4			ns
th	Hold time, data after CLK†		2			ns
TA	Operating free-air temperature	•	0		70	°C

[†] The data setup and hold times are specified for synchronous operation. These parameters also help guarantee overall speed characteristics of the device. Since production testing for metastability is impractical, conformance to conventional switching characteristics verifies metastable-failure resistance.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	UNIT
ViK	V _{CC} = 4.75 V, I ₁ = -18 mA			-12	٧
y _a	V _{CC} = 4.75 V, I _{OH} = -3 mA	2 4	3 2		v
Voн	VCC = 4.75 V, IOH = -15 mA	2			
V	V _{CC} = 4.75 V, I _{OL} = 32 mA		0 25	0.4	v
VOL	VCC = 4.75 V, IQL = 48 mA		0 35	0 5	٧
i i	V _{CC} = 5.25 V, V _I = 7 V			0 1	mA
III	V _{CC} = 5 25 V, V _I = 2.7 V			20	μA
lji,	V _{CC} = 5 25 V, V _I = 0.4 V			-02	mA
OZH	V _{CC} = 5.25 V, V _I = 2.4 V			20	μA
IOZL	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$			- 20	μA
10 5	V _{CC} = 5 25 V, V _O = 2 25 V	- 30		-112	mA
1cc	V _{CC} = 5.25 V, OC high		100	140	mA

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.



The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, los.

SN74AS3374 METASTABLE-RESISTANT OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 1)

PARAMETER	FROM	то	, ,	/CC = 5 FL = 50 p H = 500 HZ = 500 FA = 25°	pF, Ω, Ω, C	V _{CC} = 4.7 C _L = 50 pi R1 = 500 i R2 = 500 i T _A = 0°C	D. D.	UNIT
			MIN	TYP	MAX	MIN	MAX]]
fmex				50		45		MHz
LPLH	CUK	•		18	20	14	23	
tPHL .		1 4		18	20	14	23	ns
TPZH	ठट	٥		7	9	2	11	
tpzL		"		7	9	2	11	ns
tPHZ	ठट	a		5	7	1	8	
tPLZ .		1.		5	7	1	8	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.