


✓ **54LS/74LS259** 011116

**8-BIT ADDRESSABLE LATCH**

**CONNECTION DIAGRAM  
PINOUT A**

**DESCRIPTION** — The '259 is a high speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multi-functional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.

- **SERIAL-TO-PARALLEL CONVERSION**
- **EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE**
- **RANDOM (ADDRESSABLE) DATA ENTRY**
- **ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY**
- **EASILY EXPANDABLE**
- **COMMON CLEAR**
- **FULLY TTL AND CMOS COMPATIBLE**




**ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C	V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C	
Plastic DIP (P)	A	74LS259PC		9B
Ceramic DIP (D)	A	74LS259DC	54LS259DM	6B
Flatpak (F)	A	74LS259FC	54LS259FM	4L

**INPUT LOADING/FAN-OUT:** See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
A <sub>0</sub> — A <sub>2</sub>	Address Inputs	0.5/0.25
D	Data Input	0.5/0.25
$\bar{E}$	Enable Input (Active LOW)	1.0/0.5
$\bar{CL}$	Conditional Clear Input (Active LOW)	0.5/0.25
Q <sub>0</sub> — Q <sub>7</sub>	Latch Outputs	10/5.0 (2.5)

**LOGIC SYMBOL**



V<sub>CC</sub> = Pin 16  
GND = Pin 8

**FUNCTIONAL DESCRIPTION** — The '259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. in the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Truth Table below summarizes the operations of the '259.

**MODE SELECT TABLE**

$\bar{E}$	$\bar{CL}$	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH 8-Channel Demultiplexer
H	L	Clear


4

**TRUTH TABLE**

INPUTS						OUTPUTS								MODE
$\bar{CL}$	$\bar{E}$	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	
L	H	X	X	X	X	L	L	L	L	L	L	L	L	Clear Demultiplex
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	H	L	L	L	H	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	L	L	L	L	L	L	L	
L	L	H	H	L	L	L	H	L	L	L	L	L	L	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
L	L	H	H	H	H	L	L	L	L	L	L	L	H	
H	H	X	X	X	X	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Memory
H	L	L	L	L	L	L	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Addressable Latch
H	L	H	L	L	L	H	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	
H	L	L	H	L	L	Q <sub>t-1</sub>	L	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	
H	L	H	H	L	L	Q <sub>t-1</sub>	H	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	
H	L	L	H	H	H	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	L	
H	L	H	H	H	H	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	Q <sub>t-1</sub>	H	

Q<sub>t-1</sub> = Previous Output State  
 H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance

## LOGIC DIAGRAM



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I <sub>CC</sub>	Power Supply Current		36	mA	V <sub>CC</sub> = Max

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		C <sub>L</sub> = 15 pF			
		Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, $\bar{E}$ to Q <sub>n</sub>		27 24	ns	Figs. 3-1, 3-9
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, D to Q <sub>n</sub>		30 20	ns	Figs. 3-1, 3-5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, A <sub>n</sub> to Q <sub>n</sub>		30 20	ns	Figs. 3-1, 3-20
t <sub>PHL</sub>	Propagation Delay, $\bar{C}L$ to Q <sub>n</sub>		18	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25° C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t <sub>s</sub> (H)	Setup Time HIGH, D to $\bar{E}$	20		ns	Fig. 3-13
t <sub>h</sub> (H)	Hold Time HIGH, D to $\bar{E}$	0		ns	
t <sub>s</sub> (L)	Setup Time LOW, D to $\bar{E}$	15		ns	
t <sub>h</sub> (L)	Hold Time LOW, D to $\bar{E}$	0		ns	
t <sub>s</sub>	Setup Time HIGH or LOW, A <sub>n</sub> to $\bar{E}$	0		ns	Fig. 3-21
t <sub>w</sub> (L)	$\bar{E}$ Pulse Width LOW	17		ns	