T-49-17-06

CMOS 8bit MPU

RP65CO2 G/G-O6

GENERAL DESCRIPTION

The RP65C02 is 8-bit CMOS MPU. It has the instruction set and pins which are fully compatible with the NMOS 6502 MPU, and in addition with 59 new instructions. It is provided with the features of the CMOS such as the powerdown standby mode, etc.

FEATURES

- 68-type 210 instructions
- Powerful 13-type addressing modes
- Programmable stack pointer
- Maskable interrupt and non-maskable interrupt
- 6-type internal registers
- Enable to connect the external memory with up to 64Kbytes
- 8-bit bi-directional data bus, parallel processing
- RP65C02G 4 MHz Clock RP65C02G-06 6 MHz
- Computable decimal and binary
- Bus compatible with M6800
- Pin compatible with ROCKWELL R65C02
- Single power supply 5V operation
- Low power dissipation

■ PIN CONFIGURATION (TOP VIEW)


Vss 1 RDY 2 ∮₁(OUT)3 IRQ 4	39 38	RES \$2(OUT) \$0 \$(IN)
NC 5 NMI 6 SYNC 7	36 35	NC NC R/W
Vcc 8 A ₀ 9 A ₁ 10	33 32 31	D_0 D_1 D_2
A ₂ [1] A ₃ [12 A ₄ [13	28	
As 14 As 15 Ar 16 As 17	26 25	D ₆ D ₇ A ₁₅ A ₁₄
A ₉ [18 A ₁₀ [19 A ₁₁ [20	23	A ₁₃ A ₁₂ V ₅₅

PIN DESCRIPTION

PIN NAME	FUNCTION	PIN NAME	FUNCTION
Vss	Internal Logic Ground	Vcc	+5V Power Supply
RDY	Ready	$A_0 \sim A_{15}$	Address Bus
∮₁ (OUT)	Clock 1 Out	RES	Reset
IRQ	Interrupt Request	φ ₂ (OUT)	Clock 2 Out
NC	No Connection	so	Set Overflow
NMI	Non-Maskable Interrupt	φ ₀ (IN)	Clock 0 In
SYNC	Synchronize	R∕W	Read/Write
		$D_0 \sim D_7$	Data Bus

RIGON

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameters	Limits	Unit
Vcc	Supply Voltage	−0.3 ~ +7.0	V
Vı	Input Voltage	-0.3∼+7.0	V
Pd Power Dissipation		500	mW
Topr	Operating Ambient Temperature	0~+70	°c
Tstg	Storage Temperature	-40 ~ +125	°c

■ ELECTRICAL CHARACTERISTICS

• DC ELECTRICAL CHARACTERISTICS (Vcc = $5.0 \pm 5\%$, Ta = $0 \sim +70^{\circ}$ C)


		Measuring	Spe	l imia		
Symbol	Parameters	Conditions	Min	Тур	Max	Unit
Vін	Input High Voltage φ ₀ (IN), NMI RES, RDY, IRQ, SO, D ₀ ~ D ₇		0.7·Vcc 2.0		Vcc+0.3 Vcc+0.3	V
VIL	Input Low Voltage φ ₀ (IN), NMI RES, RDY, IRQ, SO; D ₀ ~ D ₇		-0.3 -0.3		0,2 0.8	v v
lu	Input Leak Current RES, NMI, RDY, IRŌ, SO (Internal Pull-Up) φ ₀ (IN)	Vcc = 5.25V Vin = 0 ~ 5.25V	-100 10		10	μA μA
lLo	Output Floating Leakage Current D ₀ ~ D ₇	VIN = 0 ~ 5.25V	-10		10	μΑ
Vон	Output High Voltage ϕ_1 (OUT), ϕ_2 (OUT), SYNC, $D_0 \sim D_7$, $A_0 \sim A_{15}$, R/W	ILOAD = -100μA Vcc = 4.75V	2.4			٧
Vol	Output Low Voltage ϕ_1 (OUT), ϕ_2 (OUT), SYNC, $D_0 \sim D_7$, $A_0 \sim A_{15}$, R/W	ILOAD = 1.6 mA Vcc = 4.75V			0.4	v
loc	Power Disspation (No-Load) Stand-By Active Low-Power	φ ₀ * = Vcc or 0, ViN = Vcc RDY = 0			28 5 2	μΑ mA/MHz mA/MHz
С	Input Capacitance $ \begin{array}{l} \text{Logic, } \phi_0 \text{ (IN)} \\ \phi_1 \text{ (OUT), } \phi_2 \text{ (OUT), SYNC, D}_0 \sim \text{D}_7, \\ A_0 \sim A_{15}, \text{R/W} \end{array} $	V _{IN} = 0, f = 1 MHz			10 20	pF pF

• AC ELECTRICAL CHARACTERISTICS (Vcc = 5V \pm 10%, Ta = 0 \sim 70°C)

Correction of	Parameters	65C02G	(4 MHz)	65C02G-0	Unit	
Symbol	rarameters	Min	Max	Min	Max	Onit
tcyc	Cycle Time	250	DC	166	DC	ns
PW ₀₂ L	φ ₂ (OUT) "Low" Clock Pulse Width	100	DC	75	DC	ns
PW ₀₂ H	φ ₂ (OUT)"High" Clock Pulse Width	110	DC	80	DC	ns
ta, tr	Clock Rising Time, Clock Falling Time		10		10	ns
tads	Address Delay Time		80		70	ns
tha	Address Hold Time	15		15		ns
trws	R/W Delay Time	ļ	80		80	ns
thrw	R/W Hold Time	20		15		ns
tosu	Read Data Set-Up Time	30		20		ns
the	Read Data Hold Time	10		10		ns
twos	Write Data Delay Time		60		50	ns
thw	Write Data Hold Time	30	Ì	20		ns
tacc	Read Access Time	140		76		ns
tpcs	Processor Control Set-Up Time (RDY, SO, IRQ, NMI, RES)	60		40		ns
toly	Delay Time ϕ_0 (IN) to ϕ_2 (OUT)		50		40	ns
toLY 1	Delay Time ϕ_1 (OUT) to ϕ_2 (OUT)	-20	20	-20	20	ns

(Output Load Includes Scope and Jig Capacitance is 130pF)

TIMING CHART



PIN DESCRIPTION

Clock Input (φ₀ (IN))

It is the input terminal to generate the system clock in the inside and input the reference clock from the outside. The operating frequency is between 4 and 8 MHz. And when ϕ_0 (IN) stops at highlevel or lowlevel, the CPU becomes the stand-by mode.

Clock Output (φ₁ (OUT), φ₂ (OUT))

The two signal ϕ_1 (OUT) or ϕ_2 (OUT) for the system-clock output. These are provided with each device for control bus synchronous signal. Phase relation ϕ_1 (OUT), ϕ_2 (OUT) are as shown in Fig. 1




Fig. 1 Phase Relation by System-Clock ϕ_1 (OUT), ϕ_2 (OUT)

Address Bus (A₀ ~ A₁₅)


 $A_0\sim A_{15}$ constitute a 16-bit address bus. The address that is indicated with these bits are hexadecimal \$0000 \sim FFFF. (decimal 0 \sim 65535)

Data Bus (D₀ ~ D₁)

 $\rm D_0 \sim D_7$ constitute the 8-bit bidirectional data bus, input or output.

Bus Direction Indicative Signal (R/W)

It is the signal to decide the direction of data bus. In reading (input data from other device to the CPU) "1" is output, and in writing (output data from the CPU to other) "0" is output. Read or write timing are as shown in Fig. 2, Fig. 3.



• Ready Signal (RDY)

This RDY input allows to single-step operation or stop on all cycles. When the falling edge of ϕ_2 (OUT) is detected, the CPU stop. When the CPU stop, the address line fetch the current address and when the operation is WRITE mode, the data bus fetch the current data. When the RDY input is low, the CPU becomes low-power mode.

System Reset (RES)

The input is used to reset the CPU in a power down state

and to start. During that the input is Low level, READ/ WRITE to the CPU is not all accepted. When the rising time signal of the pin is detected, the CPU becomes the reset mode at once.

After initial setting time of the 5 clock time, the interrupt mask flag is set, the CPU reads the vector address from each location (FFFC)(FFFD), and sets the program-counter.

The input consists of the Schmitt trigger circuit as which power on reset is acted by only CR.




Fig. 4 Reset Mode Timing

Interrupt Request Signal (IRQ, NMI)

IRQ (Interrupt Request)

If the TTL compatible input is the low level, the CPU starts the interrupt operation. When the instruction in execution is finished, the CPU allows the interrupt request, but at the same time, the interrupt mask bit in the status code register is checked, and if not set, the CPU begins the execution of the interrupt sequence. The program-counter and status register are loaded with stack, the interrupt mask flag is set so as not to accept any other interrupts. At the end of this cycle, the content of location FFFF load into high order 8-bit of program-counter, and the content of location FFFE load into low order 8-bit of program-

counter. The program control is changed a memory vector which is stored these location.

To accept an interrupt, RDY signal should be high level. These are just same with all interruptions. When it is used to the wired OR with this pin, it must use a pullup resistor.

NMI (Nonmaskable Interrupt)

When the falling signal is input in pin, the CPU detects this edge, and starts the nonmaskable interrupt operation.

NMI is unconditional interrupt request. When the instruction in execution becomes end, the similar operation to IRQ is executed regardless of the state of interrupt mask flag.

In the vector address which is loaded to program-counter, high order 8-bit are contents of location FFFB, and low order 8-bit are contents of location FFFA. The program-

counter changes to these addresses. When it uses the wired OR with this pin, it must use the pullup resistor.

IRQ and $\overline{\text{NMI}}$ are interrupt inputs of hardware which is sampled in the inside of the CPU during ϕ_2 time. After a instruction in execution comes at the end, it executes next interrupt routine from the first ϕ_1 time.




Fig. 5 Interrupt Operation Timing *** Vector Address of IRQ FFFE/FFFF Vector Address of NMI FFFA/FFB

• Overflow Flag Set Signal (SO)

The overflow flag bit $\{V\}$ in the status code register is set by the falling edge input to this pin. As this signal is sampled by the rising edge of ϕ_2 (OUT), the input must be synchronized outside.

Instruction Fetch Cycle Synchronous Signal (SYNC)


This output signal indicates the cycle that the CPU fetch the instruction code. It becomes "High Level" at the instruction is load and during the cycle time that SYNC is high level. During cycle time that SYNC is high level, if RDY input is set at the low level, the CPU halts with the state until RDY becomes high level.

The single step execution is enabled by control of RDY.

Vector	Address	Cinnal Name					
MSB	LSB	Signal Names					
FFFF	FFFE	ĪRO					
FFFD	FFFC	RES					
FFFB	FFFA	NM!					

ADDRESSING MODE

The Fig. 6 shows a sample of pattern which machine language is stored in the memory. Generally the instruction consists of OP-code and operand (modifies the OP-code). The operand gives the information of address. Instruction 1 consists of the OP-code, and instruction 2 consists of the 1-byte OP-code and operand. Instruction 3 consists 1-byte OP-code, 2-byte operand. The CPU is informed the length of each instruction by the OP-code and is fetch the operand of the number of the required bytes by this information. The OP-code have the information which shows the kind of the operand. The kind of this operand is equivalent to the addressing mode.



A: OP-code B: Operand

Fig. 6 A Sample of Pattern which Machine Language is Stored in Memory

Accumulator Addressing

This type includes the addressing in the single byte and is equivalent to the execution in the accumulator.



The execution on the accumulator.

Fig. 7 Accumlator

Immediate Addressing

This type is 2-byte instructions having the OP-code and operand. The operand has not information of addressing, but describes the data itself.



Address is not needed.

Fig. 8 Immediate

Absolute Addressing

This type is 3-byte instruction (OP-code is 1-byte and operand is 2-byte). The 2-byte address indicates the low order, the third byte address the high order, all of 64 Kbytes is accessed.


OP-code	Low Order Address	High Order Address

Describes directly the execution address.

Fig. 9 Absolute

Zero Page Addressing

This type is 2-byte instruction of OP-code and operand. The high order address is automatically set "00". With addressing a low order address, it is able to code and the short of the execution. It is able to use efficiently the memory space and execute time by using the addressing suitably.



Execution high order address becomes "00".

Fig. 10 Zero Page

Implied Addressing

The instruction code is 1-byte order. Almost all of the instruction control registers which is the internal memory equipment of the CPU, and needs no addressing.

OP-code

Without address.

Fig. 11 Implied

Indexed Zero Page Addressing

This is 2-byte instruction of OP-code and operand. It is called as "ZERO PAGE X" or "ZERO PAGE Y' because the execution address is addressed with the indexed register (X or Y).

This is one of the zero page addressing. The high order addressing is set automatically "00", and low address is added with the content of the 2-byte. As the carry after the calculation is not added, the execute address does not exceed zero page.



OP-code LOW Order Address

Execution High Order Address: 00

Execution Low Order Address:

Low Order Address | + | Index register (X or Y)

Neglect the carry.

Fig. 12 Z Page X; Z Page Y

Indexed Absolute Addressing

This is 3-byte instruction of 1-byte OP-code, 2-byte operand. The execute addressing is addressed with the index (X or Y). It is called as "absolute X" or "absolute Y".

This is one of the absolute addressing. Execute address is added with the content of index register. The count of index and content of count are stored in the index register. And it is able to address the base address by the OP-code. It is able to modify the plural areas by using some base address and index, and the code and execution time can be shortened.

OP-code Low Order Address High Order Address

Execution address:

High Order Address Low Order Address

Index Register (X or Y)

Fig. 13 ABS, X: ABS, Y

Relative Addressing

This is 2-byte instruction of OP-code and operand. It is used only for the jump OP-code, and appoints the jump address, 2-byte oder of OP-code is called as "offset" and is added with the content of offset to the low oder 8-bit of program-counter set to the location of next instruction. It has the range of -128 to +127-byte. The range of the branch is -128 to 127-byte from the head address of next instruction.

OP-code Offset

Offset value is -128(80H) ~ +127(7FH)

Fig. 14 Relative

Indexed Indirect Addressing

This is 2-byte instruction of OP-code and operand. As execute address is indirectly addressed, it is called as "Indirect X"

The execute address is added with 2-byte of instruction and content of X-register, and the carry is neglected. When the content of calculation is the address of Zero page the content stored in the address becomes the low order 8-bit of effective address, and the content of next address becomes the high order. The address of stored memory (high and low order) that appoints the effective address must be in the zero-page.

The content is stored in the address is low order 8-bit of effective address.

OP-code Low Order Address

Execution Address Low Order:

Low Order Address + X register

content of address

Execution Address High Order:

Low Order Address 00 + X register + 1

content of the address

Fig. 15 (IND, X)

Indirect Indexed Addressing

This is 2-byte instruction of OP-code and operand. It is called as "Indirect, Y" as it appoints indirectly effective address. The 2-byte of OP-code shows the address of Zero page. The content of Y register is added with the content of memory, and the result becomes the low 8-bit of effective address. Carry is added to the content of next memory in the zero-page and it becomes the high order 8-bit of effective address.

OP-code Low Order Address

Execution Address Low Order: Low Order Address

Content of Address + Y register



Execution Address High Order: Low Order Address + 1

Content of Address + Carry

Fig. 16 (IND), Y

Indirect Addressing

This instruction is 2-byte of OP-code and operand. Execution address is address of Zero page.

Contents of this address becomes low order 8-bit of execution address, and contents of the next address becomes high order 8-bit of execution address. This is the same operation as in the ease of X being zero in "indirect, X".





Fig. 17 Indirect

Indexed Absolute Indirect Addressing

This is 3-byte instruction (OP-code is 1-byte, operand is 2-byte). The result which adds the content of 2-byte or 3-byte to content of X register becomes the memory address that stores information of execution low order address 8-bit. The content of next address becomes high order 8-bit of the execution address.



High Order Address | Low Order Address |

Next Memory data

Fig. 18 JMP (IND), X

Absolute Indirect Addressing

The 2-byte of the instruction contains the low order 8-bit of a memory location. The high order 8-bit of that memory location are contained in the 3-byte of the instruction.

The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of effective address which is loaded into the 16-bit of the program counter.




Fig. 19 JMP (IND)

Bit Addressing

In the instruction set (BBR, BBS, RMB, SMB), OP-code corresponds to bit OP-code.

[BBR, BBS] This is 3-byte instruction (OP-code is 1-byte, operand is 2-byte). Execution address is zero page. Low order address is 2-byte of instruction.

3-byte of instruction is offset content which points the address of branching.



Fig. 20 BBR, BBS

[RMB, SMB] This is 2-byte instruction of OP-code, operand. Execution address is zero page, low order address is 2-byte of instruction.




Fig. 21 RMB, SMB

X Register

INTERNAL REGISTER

RICOH CORP/ ELECTRONIC

PROCESSOR STATUS REGISTER "P"



INSTRUCTION SET (Alphabetical order)

(2) A D C Add memory and accumulator with care
--

- (2) AND Logical AND memory and accumulator ASL
 - One bit left shift (memory or accumulator)
- (1) BBR Branch if bit reset
- (1) BBS Branch if bit is set
 - BCC Branch if carry is cleared
 - BSC Branch if carry is set
 - BEQ Branch if result is zero
- (2) BIT Test memory bit with accumulator
 - BMI Branch if result is negative
 - BNE Branch if result is not zero
 - BPL Branch if result is positive
- (1) BRA Unconditional branch
 - BRK Forced break
 - Branch if overflow is cleared BVC
 - BVS Branch if overflow is set
 - CLC Clear carry flag
 - CLD Clear decimal mode
 - CLI Clear disable interrupt
 - CLV Clear overflow flag
- (2) CMP Compare memory with accumulator

- CPX Compare memory with index register X
- CPY Compare memory with index register Y
- (2) DEC Decrement memory
 - DEX Decrement index register X
 - DEY Decrement index register Y
- Exclusive OR memory or accumulator (2) E O R
- (2) INC Increment memory
 - INX Increment index register X
 - INY Increment index register Y
- (2) JMP Jump to new location
- - **JSR** Jump to new location, hold return address
- (2) LDA Load memory into accumulator
 - LDX Load memory into index register X
 - LDY Load memory into index register Y
 - LSR One bit right shift (memory or accumulator)
 - NOP No operation
- (2) ORA Logical OR memory and accumulator
 - PHA Push accumulator on stack
 - PHP Push processer status on stack
- (1) PHX Push X register on stack
- (1) PHY Push Y register on stack

SEC

SED

SEI

(1) SMB

Set carry flag

Set memory bit

Set disable interrupt status

Set decimal

	PLA	Pull accumulator from stack
	PLP	Pull processer status from stack
(1)	PLX	Pull X register from stack
(1)	PLY	Pull Y register from stack
(1)	RMB	Reset memory bit
	ROL	Rotate left circular of one bit (memory or accumulator)
	ROR	Rotate right circular of one bit (memory or accumulator)
	RTI	Return from interrupt
	RTS	Return from subroutine
(2)	SBC	Subtract memory and borrow from accumu-
		lator

(2) STA Store accumulator to memory STX Store index register X to memory STY Store index register Y to memory (1) STZ Zero store TAX Transfer accumulator to index register X TAY Transfer accumulator to index register Y (1) TRB Test or reset bit TSB Test or set bit TSX Transfer stack pointer to accumulator T X A Transfer index register to accumulator TXS. Transfer index register to stack pointer

Note (1): the instructions are newly designed in 65C02
(2): the instructions are added addressing in

65C02

TYA Transfer index register to accumulator

-RIGOH

■ INSTRUCTION SET (Matrix Map)

BRK	- Operation Code
Impied	 Addressing Mode
17	- Bytes: Cycles

													1 7	– By	tes: Cyc	les	
MSD 72	V	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
	BRK	ORA			TSB	ORA	ASL	RMB0	PHP	ORA	ASL		TSB	ORA	ASL	BBS0	
0	IMP 17	(IND.X) 2 6		ĺ	ZP 2 5	ZP 23	ZP 25	ZP 2 5	IMP 13	IMM 22	ACC 12		ABS 36	ABS 34	ABS 36	ZP 3 5**	0
	BPL	ORA	ORA		TRB	ORA	ASL	RMBI	CLC	ORA	INC	<u> </u>	TRB	ORA	SAL	BBR1	•
1	REL	(IND), Y	(IND)		ZP	ZP, X	ZP,X	ZP	IMP	ABS, Y	ACC		ABS	ABS,X	ABS, X	ZP	lı
- 1	2 2**	2 5*	2 5		2 5	2 4	2 6	2 5	1 2	3 4"	12		3 6	3 4*	3 6*	3 5**	ľ
	JSR	AND			BIT	AND	ROL	RMB2	PLP	AND	ROL		BIT	AND	ROL	BBR2	1
2	ABS	(IND, X)			ZP	ZP	ZP	ZP	IMP	EMM	ACC		ABS	ABS	ABS	ZP	2
	3 6	2 6			2 3	2 3	2 5	2.5	14	2 2	1 2		3 4	3 4	3 6	3 5**	1
	BMI	AND	AND		BIT	AND	ROL	RMB3	SEC	AND	DEC		BIT	AND	ROL	BBR3	١.
3	REL 2 2**	(IND),Y 2 5°	(IND) 2 5		ZP,X 24	ZP X	ZP, X 2 6	ZP 2 5	IMP 12	ABS, Y	ACC 1 2		ABS,X	ABS X	ABS,X	ZP 3 5**	3
	RTI	EOR	2.3			EOR	LSR	RMB4	PHA	EOR	LSR		JMP	EOR	LSR	BBR4	ł
4	IMP	(IND,X)				ZP	ZP	ZP	IMP	IMM	ACC		ABS	ABS	ABS	ZP	4
	16	2 6			l	2 3	2.5	2 5	13	2 2	1 2	1	3 3	3 4	3 6	3 5**	ľ
	BVC	EOR	EOR			EOR	LSR	RMB5	CLI	EOR	PHY			EOR	LSR	BBR5	•
5	REL	(IND) Y	(IND)			ZP,X	ZP,X	ZP	IMP	ABS,Y	IMP			ABS,X	ABS,X	ZP	5
	2 2**	2 5*	2 5			2 4	26	2 5	1 2	3 4*	1 3			3 4"	3 6*	3 5**	1
6	RTS IMP	ADC (IND, X)			STZ ZP	ADC ZP	ROR ZP	RMB6 ZP	PLA IMP	ADC IMM	ROR		JMP	ADC	ROR	BBR6	١,
٥	1MP	2 6†			2 3	2 31	2.5	2 5	LMP 14	2 21	ACC 1 2		IND 3 6	ABS 3 4†	ABS 36	ZP 3 5**	6
	BVS	ADC	ADC		STZ	ADC	ROR	RMB7	SEI	ADC	PLY	<u> </u>	JMP	ADC	ROR	BBR7	ł
7	REL	(IND) Y	(IND)	Ī	ZP,X	ZP,X	ZP,X	ZP	IMP	ABS, Y	IMP		(IND), X	ABS, X	ABS,X	ZP	7
	2 2**	2 5°†	2 5	}	2 4	2 4†	26	25	1 2	3 4*1	1 4		3 6	3 4°†	3 6*	3 5**	1
	BRA	STA			STY	STA	STX	SMB0	DEY	BIT	TXA		STY	STA	STX	BBR0	1
8	REL	(IND,X)		l	ZP	ZP	ZP	ZP	IMP	IMM	IMP	1	ABS	ABS	ABS	ZP	8
	2 3	2 6		ļ	2 3	2 3	23	2.5	1 2	2 2	1 2		3 4	3 4	3 4	3 5**	į.
ا و	BCC REL	STA (IND) Y	STA (IND)		STY ZP,X	STA ZP,X	STX ZP, Y	SMB1 ZP	TYA IMP	STA ABS, Y	TXS IMP	ļ	STZ ABS	STA ABS, X	STZ ABS, X	BBS1 ZP	9
,	2 2**	2 6	2 5	l	24	24	24	2.5	1 2	3 5	1 2	ł	34	3 5	3 5	3 5**	ľ
	LDY	LDA	LDX		LDY	LDA	LDX	SMB2	TAY	LDA	TAX		LDY.	LDA	LDX	BBS2	1
A	IMM	(IND, X)	IMM		ZP	ZP	ZP	ZP	IMP	IMM	IMP		ABS	ABS	ABS	ZP	A
	2 2	2 6	2 2		2 3	2 3	23	2 5	12	2 2	1 2		3 4	3 4	3 4	3 5**	
	BCS	LDA	LDA	1	LDY	LDA	LDX	SMB3	CLV	LDA	TSX	I	LDY	LDA	LDX	BBS3]_
В	REL	(IND),Y	(IND)		ZP,X	ZP,X	ZP Y	ZP	IMP	ABS, Y	IMP		ABS,X	ABS, X	ABS, Y	ZP	В
	2 2**	2 5*	2 5	├	CPÝ	2 4 CMP	DEC DEC	2.5	12 INY	3 4°	1 2 DEX	-	3 4°	3 4°	3 4°	3 5**	1
С	CPY IMM	(IND, X)			ZP	ZP	ZP	SMB4 ZP	IMP	IMM	IMP		ABS	ABS	ABS	BBS4 ZP	c
·	2 2	2 6			2 3	2 3	2.5	2 5	1 2	2 2	1 2		3 4	3 4	3 6	3 5**	ľ
	BNE	CMP	CMP			CMP	DEC	SMB5	CLD	CMP	PHX	İ		CMP	DEC	BBS5	1
D	REL	(IND) Y	(IND)			ZP,X	ZP,X	ZP	IMP	ABS, Y	IMP	l		ABS,X	ABS,X	ZP	D
	2 2**	2 5	2 5			2 4	26	2 5	12	3 4*	13	<u> </u>	L	3 4*	3 6*	3 5**	1
_ !	CPX	SBC			CPX	SBC	INC	SMB6	INX	SBC	NOP	ŀ	CPX	SBC	INC	BBS6	E
E	IMM 2 2	(IND, X) 2 6†]	ZP 2 3	ZP 2 3†	ZP 2 5	ZP 2 5	IMP 12	1MM 2 2†	IMP 12		ABS 3 4	ABS 3 4†	ABS 3 6	ZP 3 5**	L
	BEO	SBC	SBC	 	- 63	SBC	INC	SMB7	SED	SBC	PLX	 	+ 3 1	SBC	INC	BBS7	1
F	REL	(IND) Y	(IND)	[ZP, X	ZP X	ZP	IMP	ABS, Y	IMP	1		ABS, X	ABS, X	ZP	F
•	2 2**	2 5*1	2 5†			2 47	2 6	2 5	1 2	3 4*1	14]	3 4*†	3 6*	3 5**]
•	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	-

† Cycles Add 1 when decimal mode

· Cycles Add 1 when page crossing occurs

.. Cycles Add 1 when branch in same page

Add 2 when branch in different page

Newly Designed Instruction

INSTRUCTION SET

ADDRESSING

MNEMOMC	ODEDATION	IMN	ÆDI	ATE	ABS	OLU	JTE	ZEI	ROP	AGE	Α	CCI	JM	IM	PLI	ED	(1)	ND.	X)	(1)	ND)	. Y
MINEMONIC	OPERATION	op	n	0	op	n	0	ор	n	0	ор	n	0	ор	n	0	op	n	0	ор	п	0
ADC AND ASL BBR(#0-7) BBS(#0-7) BCC BCC	$\begin{array}{c cccc} A+M+C\rightarrow A & (1)(5) \\ A \nearrow M \rightarrow A & (1) \\ C \longleftarrow \overline{[7]} \longrightarrow 0 & (1) \\ Branch on Mb=0 \\ Branch on Mb=1 \\ Branch on C=0 & (2) \\ Branch on C=1 & (2) \\ Branch on Z=1 & (2) \\ \end{array}$	69 29	2 2	2 2	6D 2D 0E	4 4 6	3 3 3	65 25 06 -	3 5 5 5	2 2 2 3 3	0 A	2	1				61 21	6	2 2	71 31	5 5	2 2
BEQ BIT BMI BNE BPL BRA BRK	Branch on Z = 1 (2) A \ M (6) Branch on N = 1 (2) Branch on Z = 0 (2) Branch on N = 0 (2) Branch Allways (2) Break	89	2	2	2C	4	3	24	3	2				00	7	1						
BVC BVS	Branch on V = 0 (2) Branch on V = 1 (2) 0 → C													18		1		•				
CLC CLD CLI CLV CMP	$ \begin{array}{ccc} 0 \to D \\ 0 \to I \\ 0 \to V \\ A - M & (1) \end{array} $	<u>C</u> 9	2	2	CD	4	3	C5	3	2				D8 58 B 8	2 2 2 2	1 1 1	Cı	6	2	D1	5	2
CMP CPX CPY DEC DEX	$ \begin{array}{c} X - M \\ Y - M \\ M - 1 \rightarrow M \\ X - 1 \rightarrow X \end{array} $ (1)	E0 C0	2 2 2	2 2 2	EC CC CE	4 6	3 3 3	E4 C4 C6	3 3 5	2 2 2	ЗА	2	1	CA	2	1						
DEY EOR INC INX	$ \begin{array}{c} Y - 1 \rightarrow Y \\ V \not \searrow M \rightarrow A & (1) \\ M + 1 \rightarrow M & (1) \\ X + 1 \rightarrow X \end{array} $	49	2	2	4D EE	4 6	3	45 E6	3 5	2 2	1A	2	1	88 E8	2	1	41	6	2	51	5	2
INY JMP JSR	Y+1→Y Jumo to New Loc Jump Sub				4C 20	3	3							C8	2	1	7C	6	3			
LDA LDX LDY LSR	$ \begin{array}{lll} \mathbf{M} \to \mathbf{A} & (1) \\ \mathbf{M} \to \mathbf{X} & (1) \\ \mathbf{M} \to \mathbf{Y} & (1) \\ 0 \to \boxed{7} & \boxed{0} \to \mathbf{C} & (1) \end{array} $	A9 A2 A0	2 2 2	2 2 2	AD AE AC 4E	4 4 4 6	33333	A5 A6 A4 46	3 3 5	2 2 2	4A	2	1				A1	6	2	B1	5	2
NOP ORA PHA PHP	No Operation $A \lor M \rightarrow A$ (1) $A \rightarrow Ms$ $S - 1 \rightarrow S$ $P \rightarrow Ms$ $S - 1 \rightarrow S$ $X \rightarrow Ms$ $S - 1 \rightarrow S$ $Y \rightarrow Ms$ $S - 1 \rightarrow S$	09	2	2	0D	4	3	05	3	2				EA 48 08	3 3	1 1 1	01	6	2	11	5	2
PHX PHY PLA PLP PLX PLY RMB(#0-7)	$S+1\rightarrow S$ $MS\rightarrow A$ $S+1\rightarrow S$ $MS\rightarrow P$ $S+1\rightarrow S$ $MS\rightarrow X$ $S+1\rightarrow S$ $MS\rightarrow X$								5	2				DA 5A 68 28 FA 7A	3 4 4 4 4	1 1 1 1 1						
ROL ROR RT I	0 → Mb (4) 7 0 ← C ← (1) → C → 7 0 (1) Rtrn Int				2E 6E	6	3	26 66	5	2 2 2	2A 6A	2	1	40	6	1			;			
RTS SBC SEC SED	Rtrn Sub A-M-C→A (1)(5) 1→C 1→D	E9	2	2	ED	4	3	E5	3	2				38 F8	6 2 2 2	1 1 1	E1	6	2	F1	5	2
SEI SMB(#0-7) STA STX STY STZ	$ \begin{array}{ll} 1 \rightarrow I \\ 1 \rightarrow Mg \\ A \rightarrow M \\ X \rightarrow M \\ Y \rightarrow M \\ 0 \rightarrow M \end{array} $				8D 8E 8C 9C	4 4 4	3 3 3	- 85 86 84 64	53333	2 2 2 2 2 2				78	Z	1	81	6	2	91	6	2
FAX FAY FRB	$\overrightarrow{A} \rightarrow \overrightarrow{X}$ $\overrightarrow{A} \rightarrow \overrightarrow{Y}$ $\overrightarrow{A} \wedge \overrightarrow{M} \rightarrow \overrightarrow{M}$ $\overrightarrow{A} \vee \overrightarrow{M} \rightarrow \overrightarrow{M}$				1C 0C	6	3	14 04	5	2 2				AA A8	2	1						
TSB TSX TXA TXS TYA	X → M S → X X → A X → S Y → A					U	3	V4	J	۷				BA 8A 9A 98	2 2 2 2	1 1 1 1						

(Symbol Description) X: Index X

Ms: Designated Memory with Stack pointer +: Add

₩ : Exclusive OR

Y: Index Y

Mb: Zero page Memory Bit

-: Subtract

n: Machine Cycles

A: Accumulator M: Designated Memory M₆: Memory Bit 6

M₇: Memory Bit 7

∧: Logical AND #: Bytes

with Effective Address

∨: Logical OR

RICOH

	E		,			,						,									_					1 100		ESSC COI	DES.		
		Ξ, X	+	AG	<u> </u>	+	BS.	_	_	BS,	_	+	LAT		_	$\overline{}$		віт		_		-		_	_	7	6	5 4	3	2	1
P	n	0	op	n	0	op	n	0	op	n	0	op	n	0	op	n	0	0	1	2	3	4	5	6	7	N '	V	· B	D	1_	Z
5 6	4 4 6	2 2 2				7D 3D 1E	4 4 6	3 3 3	79 39	4 4	3	90 B0	2 2 2	2 2 2	72 32	5 5	2 2	0F 8F	1 F 9 F	2F AF	3F BF	4F CF	5F DF	6F EF	7F FF	NN N	V		:		Z Z Z
4	4	2				3C	4	3				50 50 70	2 2 2 3 2 2	2 2 2 2 2 2 2				:		:						M ₇ 1	M6			1	. z
5	4	2				DD	4	3	D9	4	3		1		D2	5	2									N N	0		:	0	· Z Z
x 6	6	2				DE	6	3									i									NNN NNN N	•	: :	:	:	ZZZZZZZZZZ.
5 6	4 6	2 2				5D FE	6	3	59	4	3				52	5	2									ZZZZ	• •	· ·	:	:	2 2 2 2
35 34 6	4 4 6	2 2 2	B6	4	2	BD BC 5E	4 4 6	3 3 3	B9 BE	4 4	3				6C B2	5 5	3 2									N NNNO					Z··ZZZZ·
5	4	2				1D	4	3	19	4	3				12	5	2									N			:		<i>z</i> :
6	6	2 2				3E 7E	6	3 3										07	17	27	37	47	57	67	77	ZZ·ZZ	• • •	Rest	:	· · ·	Z Z Z Z Z
5	4	2				FD	4	3	F9	4	3				F2	5	2									N Y	V		:	•	ż
5	4	2	96	4	2	9D	3	3	99	5	3				92	5	2	87	97	A7	В7	C7	D7	E7	F7		· ·			1	
4	4	2 2				9E	3	3																			•				

NOTE (1) Add 1 to "N" when machine cycles or zero page crossing.

- (2) Add 1 to "N" when branch in same page. Add 2 to "N" when branch in different page.
 - (3) Not carry = borrow
 - (4) Effect when zero page address.
 - (5) Add 1 when decimal mode.
 - (6) When the BIT (IMM mode), not related to $\rm M_{7}$ or $\rm M_{6}$ bit (N, V flag) of register P.

RIGOH

Instruction Description (Alphabetical Order)

Description of symbol using in list

	Α	Accumulator
--	---	-------------

X, Y Index Register

М Memory

P **Processor Status Register**

S Stack Pointer

Ms Stack Memory

Мь Memory Bit

Add

Logical AND

Subtract ٧ **Exclusive OR**

Transfer

Transfer

Logical OR

PCH Program Counter High

PCL Program Counter Low

ADC Add with carry of memory and accumulator.

Operation: A+M+C → A

"P" Register: N, V, Z, C

BCC Branch if the carry is reset.

Operation: branch when C = 0

"P" Register: Not affected

AND Logical AND of memory and accumulator. The result is stored in accumulator.

Operation: A M → A

"P" Register: N, Z

Operation: branch when C = 1

BEQ Branch if the zero flag is set.

BCS Branch if the carry is set.

"P" Register: Not affected

"P" Register: Not affected

ASL One bit left shift. LSB is placed "0". Contents of

MSB is placed C.

Operation: C ← 7 6 5 4 3 2 1 0 ← "0" "P" Register: N. Z. C

BIT Test the memory bit by the accumulator.

Operation: A M, $M_7 \rightarrow N$, $M_6 \rightarrow V$

Operation: branch when Z = 1

The bit 6 and bit 7 of the memory are transferred

to "P" Register.

If the result of A M is zero, Z = 1

"P" Register: N, V, Z

 $(M_7)(M_6)$

BBR If specific bit of zero page is a reset state, branch relatively. OP-Code Low Order Address 3-byte

instruction

If the specific bit (a bit is decided on the instruction code) of effective address | 00 | Low Order Address is a reset state, relative branch by the Offset value

on the basis of lead address of next instruction. Operation: branch when $M_b = 0$

"P" Register: Not affected

Offset

BMI Branch if result is negative.

Operation: branch when N = 1

"P" Register: Not affected

BBS If specific bit of zero page is a set state, branch relatively.

OP-code | Low Order Address |

Offset

3-byte

instruction

If the specific bit (a bit is decided on the instruction code) of effective address | 00 | Low Order Address |

is a set state, relative branch by the Offset value to base with lead address of next instruction.

Operation: branch when $M_b = 1$

"P" Register: Not affected

BNE Branch if result is not zero.

Operation: branch when Z = 0

"P" Register: Not affected

BPL Branch if result is positive.

Branch if result is positive.

Operation: branch when N \ 0

"P" Register: Not affected

BRA Unconditional branch.

"P" Register: Not affected

BRK Forced break

Operation: Execute the interrupt. In this instruction, a lead address (2-byte) of next instruction is stored in the stack. At the same time, it is stored into contents of "P" Register. Program-counter (FFFE) → PCL, (FFFF) → PCH, and Execution of program is same vector address with IRQ. The difference from the IRQ interrupt is that in the BKK operation, the B flag of "P" register is set "1" and can't mask by the I flag.

"P" Register: B

BVC Branch if the overflow flag is reset.

Operation: branch when V = 0

"P" Register: Not affected

BVS Branch if the overflow flag is set.

Operation: branch when V = 1

"P" Register: Not affected

CLC Clear the carry flag (C).

Operation: 0 → C

"P" Register: C

CLD Clear the decimal mode.

Operation: 0 → C

"P" Register: D

CLI Clear the interrupt disenable flag (I).

Operation: 0 → 1

"P" Register: V

CLV Clear overflow flag.

Operation: 0 → V

"P" Register: V

CMP Compare memory with accumulator.

Operation: A-M

The result is not stored. If it is negative, N flag is set 1. If it is positive, C flag is set 1. And if it is zero, Z and C flags are respectively 1.

"P" Register: N. Z. C

CPX Compare memory with the index register X.

Operation: Y-M

Flag condition of "P" Register is the same as CMP.

"P" Register: N. Z. C

CPY Compare memory with the index register Y.

Operation: Y-M

Flag condition of "P" Register is the same as CMP.

"P" Register: N. Z. C

DEC Decrement the contents of memory.

Operation: M-1 → M

"P" Register: N, Z

DEX Decrement the contents of index register X.

Operation: $X-1 \rightarrow X$

"P" Register: N, Z

DEY Decrement the contents of index register Y.

Operation: Y-1 → Y

"P" Register: N, Z

EOR Execute the exclusive OR of memory and accumu-

lator

Operation: A $M \rightarrow A$

"P" Register: N. Z

INC Increment the contents of memory.

Operation: M+1 → M

"P" Register: N. Z

INY Increment the contents of index register Y.

Operation: Y+1 → Y

"P" Register: N. Z

JMP Execution of program jumps to designation address.

Operation: OP-Code Operand Operand

The designation address by operands with 2-bytes

is placed in PCL and PCH.

"P" Register: Not affected

JSR The execution of program jumps to designation

address.

Operation: When jump to designation address, return address (lead address of next instruction) is stored into stack. The return is executed by RTS.

OP-Code | Operand | Operand

The disignation address by operands with 2-bytes is stored into the PCL and PCH.

Lead address of next instruction (2-byte)

 \rightarrow Ms, S-1 \rightarrow S

 \rightarrow Ms, S-1 \rightarrow S "P" Register: Not affected

LDA Load the contents of memory to the accumulator.

Operation: M → A "P" Register: N. Z

LDX Load the contents of memory to index register X. Operation: M → X

"P" Register: N, Z

LDY Load the contents of memory to index register Y.

Operation: M → Y

"P" Register: N, Z

LSR One bit right shift. MSB (7 bit) is placed to 0, LSB

(0 bit) is loaded the C. Operation: 0 → 7 6 5 4 3 2 1 0 → C

"P" Register: N, Z, C

NOP No-operation

Operation: No operation

"P" Register: Not affected

ORA Logical OR of memory and accumulator. The result ROL Rotate left circular of one bit. The contents of the is stored into the accumulator.

Operation: A M → A

"P" Register: N, Z

PHA Store the contents of the accumulator into the memory stack.

Operation: A \rightarrow Ms, S-1 \rightarrow S

"P" Register: Not affected

PHP Store the contents of the register P into the stack,

Operation: $P \rightarrow Ms$, $S-1 \rightarrow S$

"P" Register: Not affected

PHX Store the contents of the index register X into the stack.

Operation: $X \rightarrow Ms$, $S-1 \rightarrow S$

"P" Register: Not affected

PHY Store the contents of the index register Y into the stack.

Operation: $Y \rightarrow Ms$, $S-1 \rightarrow S$

"P" Register: Not affected

PLA Pull accumulator from stack.

Operaton: Ms \rightarrow A, S + 1 \rightarrow S

"P" Register: N, Z

PLP Pull processer status from stack.

Operation: Ms \rightarrow P, S + 1 \rightarrow S

"P" Register: Restore

PLX Pull X register from stack.

Operation: Ms \rightarrow X, S + 1 \rightarrow S

"P" Register: N. Z

PLY Pull Y register from stack.

Operation: $Ms \rightarrow Y, S + 1 \rightarrow S$

"P" Register: N, Z

RMB Reset the specific bit in the zero page address.

OP-Code | Low Order Bit | 2-byte instruction

The specific bit (a bit is decided by the instruction code) of execution address | 00 | Low Order Address

is reset.

Operation: 0 → M_h

"P" Register: Not affected

MSB are moved into the C, the contents of the C are moved into the LSB.

Operation: 7 6 5 4 "P" Register: N. Z. C

ROR Rotate right circular of one bit. The contents of the C are moved into the MSB, the contents of the LSB are moved into the C

Operation: 7 6 5 4

RTI Return from interrupt. The return address in stack is loaded into the program counter, and it becomes the lead address of a next instruction of the interrupt.

Operation: Ms → P, S+1 → S

 $Ms \rightarrow PCL$, $S + 1 \rightarrow S$

 $Ms \rightarrow PCH$. $S + 1 \rightarrow S$

"P" Register: Restore

RTS Return from subroutine.

The return address in stack is loaded into the program counter. It becomes the lead address of a next instruction of the JSR.

Operation: $Ms \rightarrow PCL$, $S + 1 \rightarrow S$

 $Ms \rightarrow PCH, S + 1 \rightarrow S$

"P" Register: Not affected

SBC Subtract memory and borrow from accumulator, and TAX Transfer the contents of the accumulator to the the result is stored into the accumulator.

Operation: $A - M - C \rightarrow A$

C = borrow

"P" Register: N, V, Z, C

SEC Set carry flag.

Operation: 1 → C

"P" Register: C

SED Set decimal flag.

Operation: 1 → D

"P" Register: D

SEI Set disable interrupt status.

Operation: 1 → I

"P" Register: 1

SMB Set the specific bit of zero page address.

OP-Code | Low Order Bit | 2-byte instruction

It sets the specific bit (a bit is decided on the instruction code) of effective address

00 Low Order Address

Operation: 1 → M_b

"P" Register: Not affected

memory.

Operation: A → M

"P" Register: Not affected

STX Store the contents of the index register X into the TXS Transfer the contents of the index register X to stack

memory.

Operation: X → M

"P" Register: Not affected

STY Store the contents of the index register Y into the TYA Transfer the contents of the index register Y to the

memory.

Operation: Y → M

"P" Register: Not affected

STZ Clear the contents of memory.

Operation: 0 → M

"P" Register: Not Affected

index register X.

Operation: A → M

"P" Register: N, Z

TAY Transfer the contents of the accumulator to the

index register Y.

Operation: A → Y

"P" Register: N, Z

TRB Reset the contents of memory by accumulator, and test at the same time.

Operation: $\overrightarrow{A} \land M \rightarrow M$

If the result is zero, Z flag = 1

"P" Register: Z

TSB Set the contents of memory by accumulator, and test at the same time.

Operation: A ∨ M → M

If the result is zero, Z flag = 1

"P" Register: Z

TSX Transfer stack pointer to the index register X.

Operation: S → X

"P" Register: N. Z

STA Store the contents of the accumulator into the TXA Transfer the contents of the index register X to the accumulator.

Operation: X → A

"P" Register: N, Z

pointer.

Operation: X → S

"P" Register: Not affected

accumulator.

Operation: Y → A

"P" Register: N, Z

■ DETAILED INSTRUCTION OPERATION

ADDRESS MODE	CYCLE	ADDRESS BUS	DATA BUS	R∕W
1 Immediate IMM	1	PC	OP CODE	1
LDA(A9), AND(29), ORA(09), EOR(49), CMP(C9),	2	PC+1	ID	1
BIT(89), ADC(69), SBC(E9), LDX(A2), LDY(A0),	(1)2a	PC+2	IO	1
CPX(E0), CPY(C0)	(4/4-1			-
	_	D.C.	on conn	
2a Absolute ABS	1	PC	OP CODE	1
LDA(AD), STA(8D), ADC(6D), SBC(ED), AND(2D),	2	PC+1	AAL	1
ORA(0D), EOR(4D), CMP(CD), BIT(2C), LDX(AE),	3	PC+2	AAH	1
LDY(AC), STX(8E), STY(8C), CPX(EC), CPY(CC),	4	AA	DATA	1/0
STZ(9C)	(1)4a	PC+3	Ю	1
2b Absolute (R-M-W) ABS	1	PC	OP CODE	1
TRB(1C), $TSB(0C)$, $LSR(4E)$, $ASL(0E)$, $ROL(2E)$,	2	PC+1	AAL	1
ROR(6E), INC(EE), DEC(CE)	3	PC+2	AAH	1
	4	AA	DATA	1
	5	AA	IO	1
	6	AA	DATA	0
2c Absolute (JUMP) ABS	1	PC	OP CODE	1
JMP(4C)	2	PC+1	PCL	1
	3	PC+2	PCH	1
	1	NEW PC	OP CODE	1
2d Absolute (Jump to subroutine) ABS	1	PC	OP CODE	1
JSR(20)	2	PC+1	NEW PCL	1
	3	01,S	Ю	1
	4	01,S	PCH	0
	5	01,S-1	PCL+2	0
	6	PC+2	NEW PCH	1
	1	NEW PC	OP CODE	1
3a Zero Page ZP	1	PC	OP CODE	1
LDA(A5), STA(85), ADC(65), SBC(E5), AND(25),	2	PC+1	BAL	1
ORA(05), EOR(45), CMP(C5), BIT(24), LDX(A6),	3	00,BAL	DATA	1/0
LDY(A4), STX(86), STY(84), CPX(E4), CPY(C4),	(1) 3a	PC+2	Ю	1
STZ(64)				
3b Zero Page (R·M·W) ZP	1	PC	OP CODE	1
TRB(14), TSB(04), LSR(46), ASL(06), ROL(26),	2	PC+1	BAL	1
ROR(66), INC(E6), DEC(C6)	3	00,BAL	DATA	1
	4	00,BAL	Ю	1
	5	00,BAL	DATA	0
RIGOH				

ADDRESS MODE	CYCLE	ADDRESS BUS	DATA BUS	R∕₩
4 Accumulator ACC	1	PC	OP CODE	1
LSR(4A), ASL(0A), ROL(2A), ROR(6A), INC(1A), DEC(3A)	2	PC+1	Ю	1
5a Implied IMP	1	PC	OP CODE	1
SEC(38), CLC(18), SEI(78), CLI(58), SED(F8), CLD(D8), CLV(B8), NOP(EA), INX(E8), INY(C8), DEX(CA), DEY(88), TAX(AA), TXA(8A), TAY(A8), TYA(98), TSX(BA), TXS(9A)	2	PC+1	Ю	1
5b Implied (Stack Push) IMP	1	PC	OP CODE	1
PHA(48), PHP(08), PHX(DA), PHY(5A)	2	PC+1	Ю	1
	3	01,S	REG	0
5c Implied (Stack Pull) IMP	1	PC	OP CODE	1
PLA(68), PLP(28), PLX(FA), PLY(7A)	2	PC+1	Ю	1
	3	01,S	IO	1
	4	01,S+1	REG	1
5d Implied (Return from subroutine) IMP	1	PC	OP CODE	1
RTS(60)	2	PC+1	IO	1
	3	01,S	Ю	1
	4	01,S+1	NEW PCL	1
	5	01,S+2	NEW PCH	1
	6	NEW PC	Ю	1
	1	PC+1	OP CODE	1
5e Implied (Return from interrupt) IMP	1	PC	OP CODE	1
RTI(40)	2	PC+1	Ю	1
	3	01,S	Ю	1
•	4	01,S+1	P	1
	5	01,S+2	NEW PCL	1
	6	01,S+3	NEW PCH	1
	1	NEW PC	OP CODE	1
5f Implied (Interrupt) IMP	1	PC	OP CODE	1
$BRK(00)$, \overline{RES} , \overline{IRQ} , \overline{NMI}	2	PC**	Ю	1
	3	01,S	PCH	1/0*
	4	01,S-1	PCL***	1/0*
	5	01,S-2	P	1/0*
• DESET	6	VA	AAVL	1
* RESET: "1" ** BRK: PC + 1	7	VA+1	AAVH	1
*** BRK: PCL+2	1	AAV	OP CODE	1
			-RIGO	()——

	ADDRESS MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
6	Indexed Indirect (IND, X)	1	PC	OP CODE	1
	LDA(A1), STA(81), ADC(61), SBC(E1), AND(21),	2	PC+1	BAL	1
	ORA(01), EOR(41), CMP(C1)	3	PC+1	IO	1
		4	00,BAL+X	AAL	1
		5	00,BAL+X+1	AAH	1
		6	AA	DATA	1/0
		(1)6a	PC+2	Ю	1
7	Indirect Index (IND), Y	1	PC	OP CODE	1
	LDA(B1), STA(91), ADC(71), SBC(F1), AND(31),	2	PC+1	IAL	1
	ORA(11), EOR(51), CMP(D1)	3	00.IAL	AAL	1
		4	00,IAL+1	AAH	1
		(4)(2)4a	00,IAL+1	Ю	1
		5	AA+Y	DATA	1/0
		(1)5a	PC+2	IO	1
8a	Zero Page Index X ZP, X	1	PC	OP CODE	1
	LDA(B5), STA(95), ADC(75), SBC(F5), AND(35),	2	PC+1	BAL	1
	ORA(15), EOR(55), CMP(D5), BIT(34), LDY(B4),	3	PC+1	Ю	1
	STY(94), STZ(74)	4	00,BAL+X	DATA	1/0
		(1)4a	PC+2	Ю	1
8b	Zero Page Index X (R-M-W) ZP, X	1	PC	OP CODE	1
	LSR(56), ASL(16), ROL(36), ROR(76), INC(F6),	2	PC+1	BAL	1
	DEC(D6)	3	PC+1	Ю	1
		4	00,BAL+X	DATA	1
		5	00,BAL+X	Ю	1
		6	00,BAL+X	DATA	0
9	Zero Page Index Y ZP, Y	1	PC	OP CODE	1
	LDX(B6), STX(96)	2	PC+1	BAL	1
		3	PC+1	Ю	1
		4	00,BAL+Y	DATA	1/0
10:	a Absolute Index X ABS, X	1	PC	OP CODE	1
	LDA(BD), STA(9D), ADC(7D), SBC(FD), AND(3D),	2	PC+1	AAL	1
	ORA(1D), EOR(5D), CMP(DD), BIT(3C), LDY(BC),	3	PC+2	AAH	1
	STZ(9E)	(4)(2)3a	PC+2	IO	1
		4	AA+X	DATA	1/0
		(1)4a	PC+3	Ю	1

ADDRESS MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
10b Absolute Index X (R·M·W) ABS, X	1	PC	OP CODE	1
LSR(5E), ASL(1E), ROL(3E), ROR(7E), INC(FE),	2	PC+1	AAL	1
DEC(DE)	3	PC+2	AAH	1
	(2)3a	PC+2	Ю	1
	4	AA + X	DATA	1
	5	AA+X	Ю	1
	5	AA+X	DATA	0
11 Absolute Index Y ABS, Y	1	PC	OP CODE	1
LDA(B9), STA(99), ADC(79), SBC(F9), AND(39),	2	PC+1	AAL	1
ORA(19), $EOR(59)$, $CMP(D9)$, $LDX(BE)$	3	PC+2	AAH	1
	(4)(2)3a	PC+2	IO	1
	4	AA + Y	DATA	1/0
	(1)4a	PC+3	IO	1
12 Relative REL	1	PC	OP CODE	1
BMI(30), BPL(10), BCC(90), BCS(B0), BEQ(F0),	2	PC+1	off	1
BNE(D0), BVS(70), BVC(50), BRA(80)	(3)2a	PC+2	IO	1
	(2)2b	PC+2	IO	1
	(5)1	PC+2+(off)	OP CODE	1
13 Indirect IND	1	PC	OP CODE	1
LDA(B2), STA(92), ADC(72), SBC(F2), AND(32),	2	PC+1	IAL	1
ORA(12), $EOR(52)$, $CMP(D2)$	3	00,IAL	AAL	1
	4	00,IAL+1	AAH	1
	5	AA	DATA	1/0
	(1)5a	PC+2	Ю	1
14 Absolute Indirect (IND)	1	PC	OP CODE	1
JMP(6C)	2	PC+1	AAL	1
	3	PC+2	AAH	1
	4	PC+2	Ю	1
	5	AA	PCL	1
	6	AA+1	PCH	1
	1	NEW PC	OP CODE	1
15 Absolute Indexed Indirect (IND), X	1	PC	OP CODE	1
JMP(7C)	2	PC+1	AAL	1
	3	PC+2	AAH	1
	4	PC+2	IO	1
	5	AA + X	PCL	1
	6	AA+X+1	PCH	1
	1	NEW PC	OP CODE	1
	·		-KIGOK]

ADDRESS MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
16a Bit Addressing (R·M·W)	1	PC	OP CODE	1
RMB(07 \sim 77), SMB(87 \sim F7)	2	PC+1	BAL	1
	3	00,BAL	DATA	1
	4	00,BAL	Ю	1
	5	00,BAL	DATA	0
16b Bit Addressing (Branch)	1	PC	OP CODE	1
BBR(0F \sim 7F), BBS(8F \sim FF)	2	PC+1	BAL	1
	3	00,BAL	DATA	1
	4	00,BAL	Ю	1
	5	PC+2	off	1
	5a	PC+3	Ю	1
	5b	PC+3	Ю	1
	1	PC+3+off	OP CODE	1

ABBREVIATIONS

AA	Absolute Address	-L	Lower 8 bit Address
10	Internal Operation	ID	Immediate Data
REG	Data of Each Register (ACC, X, Y, P)	DATA	Memory Data
PC	Program Counter	BAL	Base Address (Low)
S	Stack Address	off	Off-Set Data
VA	Vector Address	lA	Indirect Address
AAV	Absolute Address Vector	X, Y	Index Register
P	Processor Status Register	R-M-W	Read-Modify-Write
–H	Higher 8 bit Address		

NOTE: (1) Add 1 cycle if decimal mode of ADC, SBC

- (2) Add 1 cycle if page boundary is crossed
- (3) Add 1 cycle if branch is taken
- (4) Add 1 cycle for write
- (5) PC+2 if branch is not taken

■ 40-PIN DUAL-IN-LINE PACKAGE (UNIT: mm/inch)

